



G-QED for Pre-Silicon Verification

Saranyu Chattopadhyay^{*}, Keerthi Devarajegowda⁺, Mo Fadiheh^{*}
Stanford University^{*}, Siemens EDA⁺



SIEMENS



Traditional Verification Still a Challenge


Extreme Heterogeneity

2022 Apple M series



Short design-to-deployment

Industry Breaking its Back



>80% projects: Critical bugs missed
[Siemens Wilson Research 2022]

Generalized Quick Error Detection

Sound and Complete

Any moderate-sized digital design:


- well-defined **actions**
- **arch states** observable
- can **idle**

(No gory implementation detail)

9 New Critical Bugs + Rest

AI Hardware Accelerators

( production ready)



Agenda

1. What is Formal Verification?

2. G-QED for Designers

3. G-QED Checks Deep Dive

4. G-QED Demo



What is Formal Verification?



Formal Verification

Design



Property



Mathematical Model of
the Design



Formal Verification Tool



✓ Property holds



Counterexample

```
sva/check/first_data_not_corrupted_a: assert property  
  (@(posedge clk)  
  disable iff (!(reset_n))  
  [-]data_not_corrupted_p);  
[x]  
property data_not_corrupted_p;  
  [-(empty & wr_en), (dat  
  = wr_data[WIDTH - 1 : 0]))  
  #1 (! rd_en)[*0:$] #1  
  rd_en |>~(rd_data[WIDTH - 1  
  : 0] == dat));  
[x]  
(  
  [+](empty & wr_en) ##0  
  (1'b1, [+](dat =  
  (wr_data[WIDTH - 1 : 0]))  
  #1 1[*0] #1 [+](rd_en) |  
  => [-]((rd_data[WIDTH - 1 :  
  0] == dat))  
[x]  
// signal values  
t ##2 check/rd_data == c  
dat == b
```

Path: [top] TimePoint: 7


```
begin  
  mem [ wr_pointer ] <= wr_data_enc + 1; // another bug  
  55... 0->1  
end
```

fifo.sv (read-only view) line 119, column 19

	0	5	10	15	20
wr_data	0	0	0	b	0
wr_en	0	0	0	1	2
check/empty	0	0	0	1	2
check/full	0	0	0	0	0
check/rd_data	0	5	0	0	c
check/rd_en	0	0	0	0	c
check/wr_data	0	0	0	b	0
check/wr_en	1	0	0	0	0


```
//ast_full_empty_never_high_together  
assert property (@(posedge clk) !(full && empty));
```


Formal Verification Vs Simulation



But - Even after extensive simulation, significant state space remains uncovered

Formal Verification Vs Simulation



Formal starts with the desired state and works backward to create exhaustive proof, verifying extensive state space in the process

Verification Challenges

Simulation

- Heuristics for coverage metrics
- Miss corner-cases
- AI-assisted: coverage problems

Formal Verification


- No thoroughness guarantees
- Time consuming
- Formal tools don't scale well




G-QED for Designers



Example Design Under Verification




G-QED for Designers



like Instructions like Software-visible states

Action Set	Arch State Update	Output
SetVal	Accu = Data	
MAC	Accu = Accu + Data ₀ × Data ₁	
OutGen		F(Accu)

G-QED for Designers



G-QED Checks: Sound & Complete

Functional
Consistency

Response
Bound

Single Action
Correctness

G-QED Checks: Sound & Complete

Functional
Consistency

Response
Bound

Single Action
Correctness


RB, SAC: routinely in industry



G-QED Checks Deep Dive




Functional Consistency (FC) Concept



Expected: Output consistent irrespective of context

FC Check on Action OutGen()

Example Input Sequence



Formal Tool: Check for all input sequences exhaustively


FC Implementation Problem

*Difficult to implement **FC** this way*



arch state @ t_1 == arch state @ t_2
→ *same* Output

Hard to specify exact clock cycles t_1 and t_2



Hard to Specify Exact Clock Cycles



t_1



t_2




Gets Worse Generalizing for Any Design

Arch state elements read **over multiple cycles**

Read cycles **non-contiguous**



Same arch state element read **multiple times**

Solution: G-QED



$$OUT_i = f(IN_i, \text{arch state value used by } IN_i)$$


Solution: G-QED



Solution: G-QED

Formal Tool


Any sequence triggered bug 




Buggy 




← IDLE for T_{UB}
inputs finish →



Clean




Response Bound



OUT_k produced within T_{UB} since IN_k fed


Response Bound Bug



OUT_k not produced within T_{UB}

Single Action Correctness

- FC takes care of bugs related to sequence of instructions or inputs
- Single Action Correctness can be checked from a known reachable state
 - From *some* reachable state (e.g., reset state)



Check: **OUT** == **Action(Data, Arch state)**
(done routinely in industry)

Single Action Correctness

- Single Action Correctness is straightforward to apply
- However, writing SVA (properties) for complex operations can still be challenging (ex: Floating Point Units)

Single Action Correctness for Floating Point Units

Challenges


- Complex IEEE 754 floating-point specification
 - Arithmetic and comparison operations
 - Bfloat16, half, single, and double precision
 - Five rounding modes
 - Five exception flags
- IEEE 754 design and verification experts in short supply
- Simulation cannot guarantee compliance

Floating-point essential for advanced artificial intelligence applications

Multiply/add loops in convolution layer of a CNN

```
for(r=0; r<R; r++) //output feature map
  for(q=0; q<Q; q++) //input feature map
    for(m=0; m<M; m++) //row in feature map
      for(n=0; n<N; n++) //column in feature map
        for(k=0; k<K; k++) //row in convolution kernel
          for(l=0; l<L; l++) //column in convolution kernel
            Y[r][m][n]+=W[r][q][k][l]*X[q][m+k][n+l];
```

16 / 32 / 64 / ... bits




IEEE 754 Half / Single / Double / ... Precision

Only formal can prove compliance

Questa FPU


Ensure FPU designs meet expectations

- Prove correctness with easy setup, without C++ model
- Supports broad array of FPU functionality
 - *Half/single/double, bfloat16* and *custom* precisions
 - *All 5 rounding modes* and *5 exceptions flags*
 - *ADD, SUB, MUL, DIV, FMA, ABS, NEG* functions
 - *Conversion* and *comparison* operations
- Parameters specify ambiguities in the standard
- Easy to model intended deviations from the IEEE-754 standard
- Enables RISC-V configuration



Built-in template assertion

- All standard-derived information part of template
 - User provides mapping of FPU DUT to SVA module
 - Design specifics like encoding of operations, modes, and concrete protocol added by user
 - Extraction supported by numerous covers to extract timing and encoding



green: provided by App
blue : provided by user

Built-in template assertion

```
fp_template.sv (~/demos/2.11_FPU/sva) - GVIM9 (on orw-gnahun-vm)
File Edit Tools Syntax Buffers Window Help
module fp_checker import ieee_754_single_precision::*; #(
  conf_t      conf = '{UNF_BEFORE_ROUNDING: 1'b1, // set to 0 if tinyness is computed after rounding
               INV_FMA_QNAN: 1'b1, default:1'b1}, // set to 0 if fma of 0*Inf+NaN is not raising an INV exception
  ieee_flags_t supported_flags = '{INX: 1'b1, // set to 0 to skip 'inexact' exception check
               INV: 1'b1, // set to 0 to skip 'invalid' exception check
               UNF: 1'b1, // set to 0 to skip 'underflow' exception check
               OVf: 1'b1, // set to 0 to skip 'overflow' exception check
               DIV0: 1'b1}) // set to 0 to skip 'division_by_0' exception check

  input      clk,
  input      reset_n,
  (* OSS_TCL_VALUE_PRINTER = "ieee754_fp" *)
  input ieee_t op_a, // DUT source operands
  (* OSS_TCL_VALUE_PRINTER = "ieee754_fp" *)
  input ieee_t op_b, // DUT source operands
  (* OSS_TCL_VALUE_PRINTER = "ieee754_fp" *)
  input ieee_t op_c='0, // DUT fma 3rd source operands
  input      start=1'b1, // DUT start of computation with source operands
  input[1:0] rmode='0, // rounding mode in DUT encoding
// TODO: adapt bit width of fpu operation encoding
  input[2:0] fpu_op=0, // signal encoding fpu operation in DUT (please increase bitwidth if needed)
  (* OSS_TCL_VALUE_PRINTER = "ieee754_fp" *)
  input ieee_t result, // DUT result of computation
  input      result_valid, // DUT result valid
endmodule

sva/fp_template.sv
// end of covers

bind fpu fp_checker #(
  .supported_flags('{INV:1'b0, default:1'b1})
) fp_checker (
// leave yet unknown signals (like fpu_op, rmode or flags) unconnected and reverse-engineer with contained covers
  .clk(clk_i),
  .reset_n(1'b1),
  .start(start_i), // DUT start of computation with source operands
  .fpu_op(fpu_op_i), // signal encoding fpu operation in DUT
  .op_a(opa_i), // DUT source operand a
  .op_b(opb_i), // DUT source operand b
  .op_c(), // DUT source operand c
  .rmode(rmode_i), // rounding mode in DUT encoding
  .result(output_o), // DUT result of computation
  .result_valid(ready_o), // DUT result valid
  .INX_flag(inx_o), // DUT 'inexact' flag
  .OVf_flag(overflow_o), // DUT 'overflow' flag
  .UNF_flag(underflow_o), // DUT 'underflow' flag (aka tiny)
  .DIV0_flag(div_zero_o), // DUT 'division_by_0' flag
  .INV_flag()); // DUT 'invalid' flag
```

Can mix and match different precisions

IEEE flags definition

Connect to the design via bind statement

Built-in template assertion

```
sum <= ieee_add(.a(op_a), .b(op_b), .rm(rm), .conf(conf));
property fp_add_p;
  ieee_with_flags_t expected;
  disable iff (~reset_n)
  (start && fpu_op==2'b01 expected = ieee_add(.a(op_a), .b(op_b), .rm(rm), .conf(conf)))
  |-> ##3
  result_valid && ieee_check_result(.expected(expected),
                                   .actual(actual),
                                   .supported_flags(supported_flags),
                                   .conf(conf));
endproperty
fp_add_a : assert property (fp_add_p);
```

FPU operation trigger and timing

Computation of IEEE-754 compliant expected result

|=>

Template assertion

Check expected result matches actual

green: provided by App
blue : provided by user

Assertions and cover properties

OneSpin 360 (R) - Database "default" - Design: golden Unit: default - demo_run.tcl (on orw-gnahum-vm)

Session Setup File Edit CC/MV EC Tools Window Help

Design Explorer Lint Browser Auto Checks Dead-Code Checks Assertion Checks Debug sva/fp_checker/fp_mul_a fp_template.sv

Path: [top] TimePoint: 29

```
401 process(clk_i)
402 begin
403   if rising_edge(clk_i) then
404     if fpu_op_i="000" or fpu_op_i="001" then
405       x"2" x"2"
406       s_output1 <= postnorm_addsub_output_o;
407       s_in_o <= postnorm_addsub_in_o;
408     elsif fpu_op_i="010" then
409       s_output1 <= post_norm_mul_output;
410       x"ffc0_0000" x"ffc0_0000"
411       s_in_o <= post_norm_mul_in;
412     elsif fpu_op_i="011" then
413       s_output1 <= post_norm_div_output;
```

fpu.vhd (read-only view) line 408, column 1

Event: any change fp_checker/actual

Timepoint: 29 t#14

Signal	Value
clk_i	'0'->'1'
fp_checker/op_a	1a0000000
fp_checker/rm	rm_down
fp_checker/actual	N, OVF, INX
fp_checker/op_b	806114e-38
fp_checker/start	'0'
fp_checker/fpu_op	x"2"
fp_checker/result_valid	'1'->'0'
fp_checker/reset_n	'1'

Primary Output Bit: output_o(22) Show Shell Shell Mode Interrupt Help

Built-in debugger

Questa FPU

Ensure FPU designs meet expectations

- FPU operations are tedious and difficult to verify using simulation
- Questa FPU solution has the building blocks to construct simple readable properties
- FPU App reduces verification from months down to days
- Provers and disprovers performance enables bug finding in minutes
- Full proof is possible on restricted cases
- Bounded proof is available for all cases
- FPU App provides comprehensive verification
 - Fully compliant external reference model increases verification confidence


2023
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
EUROPE
10 YEAR ANNIVERSARY

G-QED DEMO



FC Check

BMC



Check: $IN == IN_k \rightarrow OUT == OUT_k$

2023
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
EUROPE
10 YEAR ANNIVERSARY

Questions