Firmware Firmly under Control: New Optimization and Verification Techniques for Application Specific Electronic Systems

Daniel Große (Univ. Bremen / DFKI) Manuel Strobel (Univ. of Stuttgart) Daniel Mueller-Gritschneder (TU Munich) Vladimir Herdt (Univ. of Bremen) Tobias Ludwig (Univ. of Kaiserslautern)















This contribution is funded as part of the CONFIRM project (project label 16ES0564-70) within the research program ICT 2020 by the German Federal Ministry of Education and Research (BMBF) and supported by the industrial partners Infineon Technologies AG, Robert Bosch GmbH, Intel Deutschland AG, and Mentor Graphics GmbH.

Outline

- 1. Motivation
- 2. Design-Time Optimization Techniques for Low-Power Embedded Memory Subsystems
- 3. Automatic HW-SW-Interface Generation and Optimization
- 4. RISC-V based Virtual Prototype for Efficient Simulation of Firmware-based Designs
- 5. Properties-First Design: A New Design Methodology for SoC Hardware and Low-Level Software







Motivation

Application-specific adaptivity \Rightarrow **Firmware**





© Accellera Systems Initiative

Focus

New methods for early, efficient and systematic firmware design taking the underlying hardware architecture consisting of digital and analog components into account



Action Chain: Sensor subsystem \leftrightarrow device





Abstraction Levels in Firmware Design

Firmware Levels

Application code/ Use Cases (HW independent)

Workloads, Constraints, Platforms

Hardware-dependent data processing

Edge Processing, Sensor Pre-processing,...

Runtime environment

Bare-metal, Scheduler, RTOS, ...

Driver

Device Driver, HAL, ...



Workloads from Application Application Specific Sensor-/actuator-specific (Timing, Power) (Timing) Constraints Constraints Sensor **Firmware**



Abstraction Levels in Firmware Design

Firmware Levels



Bare-metal, Scheduler, RTOS, ...

Driver

Device Driver, HAL, ...





Design-Time Optimization Techniques for Low-Power Embedded Memory Subsystems

Manuel Strobel (Univ. of Stuttgart)





Content

- Introduction
 - Motivation
 - Background
- Reduction of Dynamic Energy Consumption
 - Optimization Concept
 - Workflow
- Reduction of Static Energy Consumption
 - Optimization Concept
 - Workflow and Example
- Conclusion





General Motivation

• Energy and power consumption of System-on-Chip (SoC) devices is of vast importance in many application fields, e.g.:





SRAM Optimization Potential

- Memory subsystem consumes a large part of the system energy budget
 - In memory intensive applications up to 75% ^[2]
 - Promising target for optimization
- Saving potential of SRAM originates from
 - Relation of memory size \leftrightarrow energy consumption [8]
 - Low-power modes
 - Light Sleep (LS) Biasing techniques
 - Deep Sleep (DS) Power gating of periphery
 - Shut Down (SD) Power gating of periphery & array





Optimization Variables

- Heterogeneous memory subsystem (SRAM)
 - Flat memory hierarchy
 - No monolithic memory block
- Optimization variables
 - Allocation (memories)
 - Binding (application)
 - Scheduling of low-power modes (if available)



Based on [4] Fig. 2





Optimization Input

- Optimization based on profiling information
 - Generated from instrumented instruction set simulation (ISS)
 - Provides memory access statistics
 - Dependencies between address ranges
- Quality of optimization result depends on
 - Profiling information
 - Determinism
 - Periodicity











Based on [6] Fig. 1

13

Content

- Introduction
 - Motivation
 - Background
- Reduction of Dynamic Energy Consumption
 - Optimization Concept
 - Workflow
- Reduction of Static Energy Consumption
 - Optimization Concept
 - Workflow and Example
- Conclusion





Optimization Concept

Identification of an optimal heterogeneous memory architecture (allocation) and application binding based on profiling information of a periodic application.

$$E_{mem} = E_{dyn} + E_{stat}$$

 E_{dyn} Dynamic energy consumption from read/write accesses $E_{stat} = P_{leak} * T$ Static energy consumption due to leakage (period T)

- We proposed a mathematical model to perform the combined optimization of memory instance allocation and binding of memory segments to instances [5]
 - Minimizes total dynamic energy consumption over runtime
 - Integer Linear Programming (ILP) ensures global optimum







Optimization Workflow

- Considers α and β
- Experiments
 - Up to 8 memories
 - IBM CPLEX ILP solver
- Results
 - PPC405 platform
 - Energy savings up to 82%
 - Application-specific



CONFERENCE AND EXHIB



Content

- Introduction
 - Motivation
 - Background
- Reduction of Dynamic Energy Consumption
 - Optimization Concept
 - Workflow
- Reduction of Static Energy Consumption
 - Optimization Concept
 - Workflow and Example
- Conclusion







Modeling of Low-power Modes

- Advances in technology scaling lead to increasing relevance of leakage
- Expected to exceed 50% of the total system power consumption [2]
- Adding power states to the memory subsystem model
- At each point in time, a memory is in
 - State {ACT, LS, DS, SD}
 - Transition $\{ACT \rightarrow LS, LS \rightarrow ACT, \dots\}$
- Example (two memories)
 C = {(ACT, ACT), (ACT, LS), ... }







Optimization Concept

Identification of a heterogeneous memory architecture (allocation), application binding, and low-power mode scheduling based on profiling information of a periodic application.

$$E_{mem} = E_{dyn} + \underbrace{E_{leak} + E_{mode}}_{E_{stat}}$$

 E_{leak} Energy consumption due to leakage (depending on low-power mode) E_{mode} Energy penalty due to low-power mode changes

• Low-power modes allow the consideration of peak power constraints!





Optimization Workflow

- Supported ISS Alternatives
 - ARMv6-M ISS [6]
 - SystemC ARMv6-M VP (TLM) (www.soclib.fr)
 - Multicore VP (cooperation with RWTH Aachen)
- **Clustering Alternatives**
 - Dynamic energy optimization (see above)
 - Graph partitioning
 - Min-cut clustering
 - Modularity clustering
- MIQP Solver
 - Gurobi





Example

• Experimental result for the blowfish benchmark from the MiBench Suite ^[7]

Preparation

- Build application
- Run ISS (profiling)
- Results (JSON format)

"profileId": 12, "profileType": "c", "profileName": "main", "startAddr": "0x00000e24", "endAddr": "0x00000f08", "size": 228, "dutyCycle": 7710544, "numReads": 6751633, "numWrites": 0, "depsVector": ["p1": 0, "p2": 0, "p3": 0, "p4": 0, "p5": 7796, ...]

Stage 1

- Determine α and β
- 32nm node memories
- Modularity Clustering
 - 4 memories (cluster)
 - Generate linker script

MEMORY

m1 (rwx) : ORIGIN = ..., LENGTH = 8K
m2 (rwx) : ORIGIN = ..., LENGTH = 8K
m3 (rwx) : ORIGIN = ..., LENGTH = 512K
m4 (rwx) : ORIGIN = ..., LENGTH = 8K
} ...

• Reduction to 27.54%

Stage 2

- Determine γ
- Solve MIQP
- Configurations

BF cfb64 encrypt DADD BF encrypt DADD BF set key DADD Reset Handler DAAD exit DAAD main DAAD DADA memcpy putchar DAAD ...

• Reduction to 26.66%





© Accellera Systems Initiative

Content

- Introduction
 - Motivation
 - Background
- Reduction of Dynamic Energy Consumption
 - Optimization Concept
 - Workflow
- Reduction of Static Energy Consumption
 - Optimization Concept
 - Workflow and Example
- Conclusion







Conclusion

- Due to the large share of system power consumption that can be attributed to the memory subsystem it is a promising target for optimizations.
- Profiling-based optimization of the memory subsystem allows savings of over 80%.
- Largest gain comes from the optimization of dynamic energy through application-specific **allocation and binding** of memory segments to instances.
- Nevertheless, static power optimization through modeling of low-power modes becomes increasingly important with technology scaling. Even more because it enables the definition of peak power constraints.





References

[1] S. P. Mohanty, N. Ranganathan, and S. K. Chappidi. 2006. ILP Models for Simultaneous Energy and Transient Power Minimization During Behavioral Synthesis. ACM Transactions on Design Automation of Electronic Systems 11, 1 (2006), 186–212. https://doi.org/10.1145/1124713.1124725

[2] F. Menichelli and M. Olivieri. 2009. Static Minimization of Total Energy Consumption in Memory Subsystem for Scratchpad-Based Systems-on-Chips. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 17, 2 (2009), 161–171. https://doi.org/10.1109/TVLSI.2008.2001940

[3] A. Mathur and L. Minwell. 2009. Memory Power Reduction in SoC Design Using PowerPro MG. (2009). https://www.design-reuse.com/articles/21806/memory-power-reduction-soc-design.html Last visited on 12/05/2017.

[4] M. Loghi, O. Golubeva, E. Macii, and M. Poncino. 2010. Architectural Leakage Power Minimization of Scratchpad Memories by Application-Driven Subbanking. IEEE Trans. Comput. 59, 7 (2010), 891–904. https://doi.org/10.1109/TC. 2010.43

[5] M. Strobel, M. Eggenberger, and M. Radetzki. 2016. Low power memory allocation and mapping for area-constrained systems- on-chips. EURASIP Journal on Embedded Systems 2017, 1 (2016). https://doi.org/10.1186/s13639-016-0039-5

[6] M. Strobel and M. Radetzki. 2017. Hybrid instruction set simulation for fast and accurate memory access profiling. In Proc. of the 13th Workshop on Intelligent Solutions in Embedded Systems (WISES). 23–28. https://doi.org/10.1109/WISES.2017.7986927

[7] M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proc. of the 2001 IEEE International Workshop on Workload Characterization. IEEE. https://doi.org/10.1109/WWC.2001.990739

[8] SL Coumeri, DE Thomas, in *Proc. International Symposium on Low Power Electronics and Design (ISLPED)*. Memory modeling for system synthesis (IEEE, Montery, CA, USA, 1998), pp. 179–184



© Accellera Systems Initiative

Automatic HW-SW-Interface Generation and Optimization

Daniel Mueller-Gritschneder (TU Munich)





Motivation



- High costs for driver development
- Expert knowledge for optimized memory required

Main Goals:

- Automatic driver generation from abstract description
- **Optimized register bit-field layout** in MCU
- Low memory footprint of drivers • by generation & optimization





Optimization with Driver Model







Optimization with Driver Model







Driver Models and DSLs

- Devil[1], NDL[2], HAIL[3], Laddie[4]:
 - Unintuitive to C programmers
 - Fixed register bit-field layout
 - More restricting description for the side effects
 - Not focused on optimization of HW/SW interface

- [1] L. Reveillere and G. Muller, "Improving driver robustness: an evaluation of the Devil approach," 2001 International Conference on Dependable Systems and Networks, Goteborg, Sweden, 2001, pp. 131-140.
- [2] Christopher L. Conway and Stephen A. Edwards. NDL: A Domain-Specific Language for Device Drivers. In the proceedings of the ACM Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Washington, DC, June 11-13, 2004
- [3] Sun, Jun, et al. "HAIL: a language for easy and correct device access." Proceedings of the 5th ACM international conference on Embedded software. ACM, 2005.
- [4] Wittie, Lea. "Laddie: The Language for Automated Device Drivers (Ver 1) Bucknell Computer Science Technical Report# 08-2." (2008).



Why not C for driver behavior?

- C-specifics:
 - Fix layout for registers and bitfields disallows to modify HW/SW interface
 - No bit-accurate types
 - Endianness fixed by processor
 - volatile keyword forbids most code optimizations (abstract automata of C model)





Own Driver Meta Model & DSL

- Based on C-Syntax with some extensions
- Definition of HW I/O Parameters (bfGroup)
 - Similar to C-struct, but less restricted
 - No fixed register bit-field layout
 - Bit-accurate types with array support
 - Detailed definition of HW side effects
 - Hierarchical organization for reuse

Definition of SW Parameters (swGroup)

- Without memory layout
- C-types + bit accurate types + endianness
- Hierarchically
- Interface FSM: Permitted API function calls in different states



DSL Example: Definition of HW I/O Parameters

32

```
bfGroup ledType{
      bit en1;
      bit en2;
    };
    bfGroup confStatType {
      uint3 f1;
      uint4 f2;
      uint3 f3[4];
    };
    bfGroup SoCType{
      bfGroup confStatType confStat;
      bfGroup ledType led[2];
      uint1 wse(confStat)
Write
side
             wse(led) rst;
effect
    };
    make device(SoCType, soc);
accel
                  © Accellera Systems Initiative
```

SYSTEMS INITIATIVE





DSL Example: Driver Behavior Specification

```
void program device()
       soc -> confStat.f1 = 0;
       for(int i=0;i<4;i++)
         soc->confStat.f3[i]=i;
       soc->led[0].en2 = 1;
    void blink leds (
         bfGroup ledType* led)
       led \rightarrow en2 = 1;
       led \rightarrow en1 = 0;
ácce
```

SYSTEMS INITIATIVE





Optimization with Driver Model





CONFERENCE AND EXHIBIT

Optimization of the HW/SW Interface



• Save number of Registers (saves MUXs)







Optimization of the HW/SW Interface



- Byte aligned layout
- Byte access here without shifts possible




Static Code Analysis -> Access Regions

- Within regions accesses can be combined
- Regions will be divided by data dependencies
- Regions have access frequencies



void program device()

```
soc->confStat.f3[i]=i;
```

```
soc->led[0].en2 = 1;
```

```
void blink leds (
    bfGroup ledType* led)
```

 $led \rightarrow en2 = 1;$

 $led \rightarrow en1 = 0;$





}

}

soc			
rst			
stuff			
f1	f2	f3_0	
f3_1	f 3_2	f3_3	
led_0		led_1	
en1	en2	en1 en2	



Optimized Generation of the Driver Code

```
void program_device()
{
   set_soc_confStat_f1(0);
   for(int i=0;i<4;i++)
   {
      set_soc_confStat_f3_i(i,i);
   }
   set_soc_confStat_f2(3);
   set_soc_led_0_en2(1);
}</pre>
```

- Possible combination of consecutive HW accesses on the same register
- Map often consecutive used bit-fields to one register







Optimized Generation of the Driver Code



- Possible combination of consecutive HW accesses on the same register
- Map often consecutive used bitfields to one register





Ongoing Work

- Evaluation of costs for different HW/SW Interfaces and generated Driver Codes
- Implementation of optimization heuristic
- Apply method to optimize a Pulpino RISC-V SoC

	Single Bit-field	Shared Bit-field Register
	Register	
Read single BF	C _{io}	C _{io} + 2 C _{instr}
Write single BF	C _{io}	2 C _{io} + 3 C _{instr}
Read whole	C _{io}	C _{io} + (2n-1) C _{instr}
Register		
Write whole	C _{io}	C _{io} + (2n-2) C _{instr}
Register		
Read n BFs	n C _{io}	C _{io} + 2n C _{instr}
Write n BFs	n C _{io}	2 C _{io} + (2n+1)
		C _{instr}





Conclusions

- Our driver DSL supports:
 - Compact and hierarchical description of I/O parameters and driver behavior
 - optimized generation of the register layout
 - to minimize hardware access number of firmware by combining accesses
- DSL avoids
 - the strict volatile accesses in C, but considering side effects
 - a fixed bitfield layout (and the effort of developing it)





RISC-V based Virtual Prototype for Efficient Simulation of Firmware-based Designs

Vladimir Herdt (Univ. of Bremen)





Early Simulation of Firmware-based Designs

- Detect errors early in the design flow
- Enables early SW/FW development
- Functional Verification
- Non-Functional Verification
 - Performance / Timing
 - Energy Consumption
- SystemC-based Virtual Prototypes





© Accellera Systems Initiative

43

SYSTEM C"

www.systemc.org

RISC-V (1)

- Completely open ISA that is freely available
- No license costs involved
- Efficient and versatile design
- High-performance to small embedded devices
- Widely adopted







RISC-V (2)

- Mandatory Integer
 Instruction Set "I" (~47 instrs.)
 32/64/128 Bit
- + Optional Extensions
 - "M", "A", "F", "D", etc.



RV32IMAFD = RV32G

• Control and Status Registers (CSRs) and Environment Interaction





VP Overview (1)

- RV32IM(A) + Machine Mode CSRs
- Implemented in SystemC/C++
 - TLM-2.0 compliant
 - approx. 3000 LOC (w/o comments, blanks)
- Open Source
 - <u>https://github.com/agra-uni-bremen/riscv-vp</u>
 - MIT license
- Overview paper at FDL 2018
 - <u>http://www.informatik.uni-bremen.de/agra/doc/konf/2018FDL_RISCV_VP.pdf</u>











VP Overview (2)

- Components:
 - Core, Bus, Memory,
 - Interrupt Controller,
 - Peripherals (Sensor, Timer, DMA, Terminal)
- Supports:
 - Interrupts, Syscalls, CLIB, GCOV
 - Recently: GDB, FreeRTOS, FAT, basic ethernet







VP-based Simulation for RISC-V





Timing Model

- Simple Instruction Accurate
 - Fixed execution times for each instruction
 - Easy to configure
- TLM blocking transactions
 - b_transport(tlm::generic_payload &payload, sc_core::sc_time &delay)
 - Peripherals increment the delay parameter
- More precise models can be integrated





GDB Integration

RSP Interface



Example: FreeRTOS + Eclipse GDB

to Debug 23	× i→ ▼ □	(×)= Vari	ables 🛿 💊 Break	ooints 📲 Registers 🛋 Modu	les 📃 🗖
▽ 🖻 fdl-18-sensor Default [C/C++ Remote Application]					
🗢 📆 main		Name		Туре	Value
└─ 😰 Thread #1 <main> (Suspended : Step)</main>		(×)= i		int	6
dump_sensor_data() at main.c:22 0x100d4					
main() at main.c:33 0x1016c					
🚆 riscv32-unknown-elf-gdb (8.0.50.20170808)					
i main.c ☎ irq.c S bootstrap.S			🗄 Outline 🔤 Disa	assembly 🛛	
<pre>9 _Bool has_sensor_data = 0;</pre>		^		Enter location here	
10 11⊖ void sensor_irq_handler() {			21	for (int i=0: i<64:	++i) {
<pre>12 has_sensor_data = 1; 13 }</pre>			000100cc:	sw zero,-20(s0)	sonson data (065
14 15 word dump consor data() {			22	*TERMINAL_ADDR =	<pre>sensor_data+90> * (SENSOR_INPUT_ADDR + i);</pre>
16 while (!has_sensor_data) {			000100d4: 000100d8:	lui a4,0x50000 lw a5,-20(s0)	
17 asm volatile ("wfi");			000100dc:	add a4,a4,a5	
19 has sensor data = 0;			000100e0:	lui a5,0x20000 lbu a4.0(a4)#0x5	000000
20			000100e8:	andi a4,a4,255	
21 for (1nt 1=0; 1<64; ++1) { *TERMINAL ADDR = *(SENSOR INDUIT ADDR + i).		000100ec:	sb a4,0(a5) # 0x2	0000000
23 }	,		21 000100f0	TOF (1NT 1=0; 1<64;	++1) [
24 }			000100f4:	addi a5,a5,1	
25 260 int main() (000100f8:	sw a5,-20(s0)	
27 register interrupt handler(2, sensor irg han	dler);		000100fc:	lw a4,-20(s0)	
28		~	00010100.	hla a4 a5 6v166d4	zdumn concor data:565
<		>	<		>

https://github.com/agra-uni-bremen/riscv-freertos





Performance Optimization

- DMI for main memory access (core concept: char* access to memory)
 - DMI for instruction fetching
 - DMI for data access

- Temporal decoupling in CPU core
 - Evaluate different local time quantums





Performance Evaluation

- Simulation time in seconds (T.O. set to 4 hours)
- VP ~15-20 million instructions per second (AMD 2.8GHz)

Benchmark	RTL Sim	VP Sim	+i_dmi	+d_dmi	+q10	+q100
mergesort/s	56.70	0.39	0.35	0.35	0.32	0.29
primes/s	823.11	1.73	1.01	0.96	0.59	0.49
qsort/s	64.50	0.40	0.35	0.34	0.31	0.30
sha512/s	1307.23	3.23	1.87	1.57	0.90	0.71
mergesort	Т.О.	197.32	107.89	86.48	41.17	27.77
primes	Т.О.	2400.32	1214.71	1089.36	542.46	387.09
qsort	Т.О.	1204.98	698.50	510.70	262.93	116.73
sha512	Т.О.	2773.60	1556.02	1302.75	616.10	432.52



© Accellera Systems Initiative

VP (ISS) Testing

 RISC-V ISA tests from Berkeley: passed (57 tests, RV32IMA) https://github.com/riscv/riscv-tests



Conclusions

- RISC-V based Virtual Prototype for efficient simulation of firmware-based designs
- Future work:
 - 64 Bit Support and ISA Extensions (e.g. compressed instructions)
 - Verification
 - RISC-V VP Model: Symbolic simulation using SISSI [1] UVM / CRAVE [2]
 - SW running on RISC-V VP: Symbolic execution to check user assertions
 - Enhanced performance and power estimation
- Our open source RISC-V projects: <u>www.systemc-verification.org/riscv-vp</u>

[1] Verifying SystemC using Intermediate Verification Language and Stateful Symbolic Simulation (TCAD 2018)[2] CRAVE: An Advanced Constrained RAndom Verification Environment for SystemC (SoC 2012)



Properties-First Design: A New Design Methodology for SoC Hardware and Low-Level Software

Tobias Ludwig (Univ. of Kaiserslautern)





Status of Formal Verification

The biggest hurdle

black box verification (simulation)



white box verification (property checking)

Property Checking: More like *design* than like *verification* !



"Stimulus, response! Stimulus, response! Don't you ever think?"





Vision

Formal RTL verification should:

- do more than *bug hunting*
- help to emancipate ESL models from prototypes to golden design models
- support new abstraction principles between electronic system level models (ESL) and low-level implementations (RTL)





Abstraction from RTL to ESL

Establish a sound relationship between ESL and RTL:

- System-level behavior is described in terms of a PPA
- Each operation of the ESL is related to objects of the RTL by formal properties
- "Operation properties" are proven on the RTL
- If all properties hold then the RTL is a sound refinement of the ESL.





Soundness

"Soundness":

Any property fulfilled by the ESL design is guaranteed to hold also on the RTL.

Theorem shown for LTL properties (in J. Urdahl, D. Stoffel, W. Kunz: "Pathredicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs", *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 33, No. 2, Feb. 2014, pp. 291-304.)

Soundness implies that:

- Verification results obtained at ESL translate to the RTL
- Global verification tasks can be moved from the RTL to the ESL
- Significantly less chip-level simulation is required





Property Driven Development

Basic Idea

- System model as formal spec:
 - Designable/implementable subset of SystemC (SystemC-PPA)
 - Generate complete set of properties from system-level model
- Refine generated properties (templates) during design process
- Prove properties on final implementation









SystemC-PPA to PPA









Operation properties

Operations start and end in important states and have finite length



Important states subsume millions of concrete states

assume: at *t*: $a_{start}(S)$; // starting imp. state at *t*: $a_0(X)$; // trigger... prove: at *t*+*n*: $c_1(X, Y)$; at *t*+*n*: $c_n(X, Y)$; at *t*+*n*: $c_{end}(S)$; // ending imp. state endproperty;

property my_operation;

S: state variables, X: inputs, Y: outputs





Benefit

- What is the *promise*?
 - Correct-by-construction design refinements
 - Support for aggressive optimization techniques
 - Increased design productivity
 - Improved closure w.r.t. non-functional design goals
 - Power
 - Safety





Program Netlist Model

Formal analysis is interleaved with unrolling

- Path pruning
- Path merging
- Unrolling loops

Program Netlist

- combinational circuit
- compactly represents all execution paths







HW-dependent software model

- PNs include explicit information for a given program on:
 - all possible execution paths (unlike traditional symbolic execution)
 - the address spaces reached by every instruction
 - all possible input/output access sequences to peripheral hardware components and to shared memory
 - all possible effects of the program on the program-visible hardware registers





Tooling

- The tool SCAM ("SystemC Abstract Model"):
 - Analyses a given SystemC model for compliance with the designable subset
 - Supports by refining the model into a SystemC-PPA
 - Automatically generates the properties
 - Manual explaining PDD from a practical point of view

Available on GitHub: github.com/ludwig247/SCAM





Contribution

- Instruction set simulator (ISS) as a designable SystemC-PPA
- Two RTL implementations, (1) sequential and (2) pipelined:
- Implementations are sound refinements of the same ESL

Available on GitHub: github.com/ludwig247/SCAM





Results ESL

- Work effort for implementation:
 - Sequential: 2 Weeks
 - Pipelined: 4 Weeks
- Work effort for refining the properties:
 - Sequential: 3 person days
 - Pipeliend: 6 person weeks





Results RTL

RTL simulation results

Program	ISS	RTL seq.	RTL pipl.	
Prime numbers	5s	55s	83s	
Fibonacci	1s	109s	135s	
Bubble sort	8s	133s	208s	

RTL implementation results

Design	Inp./Out.	FFs	LoC
Sequential	39/70	1881	1000
Pipelined	39/70	2500	2000



Industrial Case Study

SONET/SDH FRAMER — ORIGINAL DESIGN AND REDESIGN

	R7	L Design _			_ PPA	
Module	inp./out.	FFs	LoC	inp./out.	var.	states/ops.
Framer (or.)	549/280	4.2k-47k	27k	7/6	4	4/13
Monitor(or.)	20/6	30	850	3/1	2	2/9
Framer (re.)	549/280	3.9k-42k	12k	7/6	4	4/13
Monitor (re.)	20/6	425	92	3/1	2	2/9

Work effort: bottom-up: 2 PMs | top-down PDD: 1 PM




Conclusion

- **Property Driven Development (PDD):**
 - Enables a top-down hardware development
 - Results in a formally sound correct-by-construction design
 - No formal verification knowledge required
- In practice, PDD is based on:
 - The provided open-source tool SCAM
 - State-of-the-art property checking
 - Specific methods for refining the properties

 \rightarrow Shifting global design and verifications to the ESL!





Tutorial Conclusion

- Application-specific adaptivity by firmware
- Four firmware levels
- Four solutions
 - Optimization of memory subsystem
 - HW-SW Interface Generation
 - RISC-V based VP Simulation
 - Properties-First Design



