



MUNICH, GERMANY OCTOBER 15-16, 2024

Exploring the Next-Generation of Debugging with Verification Management System and Integrated Development Environment

Werner Kerscher, Ionut Cirjan, Noam Roth

YNOP





- Introduction to Next-Generation Verdi
- General Verdi Improvements
- Synopsys Verdi[®] Verification Management System with VC Execution Manger
- Verdi Integrated Design Environment (IDE) with Euclide
- Summary + Q&A






Introduction to Next-Generation Verdi



Impact on Right First-Time Silicon




Source: Wilson Report 2022





Al-Assisted Debug Flow


Next-Generation Debug: Improves debug productivity up to 10X








Introducing Next-Generation Verdi Platform







Refreshed GUI




New GUI








Classic Mode Color Theme








Regression Binning with ML



Verdi Root Cause Analysis (RCA) Engines

TBRCA



 Transaction Diff – Diff the transaction in the reference vs failing FSDB

DUTRCA


RCA Report

Debug Facilitator

Paral St. Stream, and

Adopt roll back mechanism and TraceDiff technology to narrow down DUT problem

XRCA / with X-Pessimism



Debug Facilitator


 Generates debug data nightly for each bin.




Verdi Next-Gen: Accelerate Debug Automation

Customer Examples

SYSTEMS INITIATIVE








Debug Decision Tree (DDT)

A tool for capturing, sharing, and executing debug knowledge across platforms










Improved Debug Capacity and Performance




Large Designs, Fast Processing



SYSTEMS INITIATIVE


Faster Debug with Background Multitasking



SYSTEMS INITIATIVE

VC Replay Technology Overview

For Speed Up of Functional Verification



Opportunity for 10X reduction in debug TAT



[This slide intentionally blank]








Verdi Verification Management System




Verification Management System

Manager and Dashboard




- Test planning, execution & debug, coverage merge and annotation
- Enables verification data-over-time to be mined for analytics




Planner

- Multi-user test scheduling/planning
- Supports change history and restore
- API for automated report generation and updates

Runner



- Runs regressions
- Order tests to eliminate
 long tail
- Synopsys VCS[®] engine performance enhancement



Coverage


Continuously merges incoming coverage


Integrated tagged VDB from ad hoc regression runs

Can generate moving window merge VDB




















Optimized Regression with VMS+VSO.ai




Standalone Aggregation or Integrated Inside Runner

Runner Coverage Merging


- Merges are tied to specific build and runs
- Final merged VDB and session report
- Session VDBs can be combined separately

Standalone Coverage Merging

- VDBs come from multiple builds and runs
- Continuous merge incoming VDBs
- Tree combines results at higher levels




ML-Based, Automated Regression Debug




Integration of Intelligent Coverage Optimization (ICO)

Enabling constraints biasing on full regression

- Achieve higher, faster coverage
- Catch more bugs
- Leverage VMS managed infrastructure
- Use simple interface
- Merge server scalable technology
- Run parent session
- Provides consistent debug and retry
- Reports
- Grade results







Euclide – Verdi IDE



Euclide IDE

- On-the-fly SVTB linter and design checks
- Content assistance
- Hover information
- Hyperlinks
- Design hierarchy tree
- UVM component hierarchy and more
- Task management

	euclide_workspace - euclide_exam	ple_project/ttl/memory_bank/m	emb_bark.v - Synopsy	s EuclidE			- 10 - 10
te Edit Navigate Search Project Run Win	ann Hep						
	lipne + V + 10 1 14 + # 2 + 11 + 11 + 10 + 10 + 10					(Reality)	
Project Explorer + B +	a classified.Max a adder.v a chio.phg.av a chio.tb.top.av	Dieterfaces.sv Doore	oouffa.v 🔒 coreupi	pelline.v 🦲 membris	nie H	• Curine × •	
• Excerpte	•					The second second	
* 🕒 include							_
🕽 elfospigav						· · · · · · · · · · · · · · · · · · ·	
a cillo_tb_top.sv						e igutadi - endas esta	
🚨 clifo_wrappet.sv							
a interfaces av	immedalle been band import month piperty #1						
• R Enternal Resources	10 persenter film date size = 16, 11 persenter film size size = 120,						
- Carl	11 parameter 145 at219 + 2, 11 parameter min date at21 + 101202000 Adde 5220						
🕨 🚬 achter	10)(
• 🕒 cffo	15 input rst n. 16 input clk.						
> Commun	The interface and target tan part						
* Decore	10-11 10						
* Omenoryslank	21 Localperas 20/01_F2L2_HIDTV = HDHD_HE0_TVYE_HIDTH = HEN_D						
T D starts	22 sire [Invit FILS shift-115] input db in deta = (ten part.	req_type, twn_port.reg_add	ir, to pert.req.dat	a, txn_port.reg_tag)			
arams.v	23 wire input do full, input do empty, input do pop; 24 wire [INPUT File similar-ini] input do out data;						
Comple LaL cud	20 common film with an entry (Devil a started) input,						
Herarc. x & UVM C. Groups	a la selle felle i,						
	29 .fail (input do full), 39 .push (tan pert.reg push),					-	
	iii .write dataLinpit db in data 1,						
	.enpty (Lipput_db_enpty), 10 .pop (Lipput_db_pop),						
	3)read_data (trput_db_out_data) 34 11						
• • • • • • • • • • • • • • • • • • •							
Cores[14] - christ	<pre>>> weblew two eart, reg rdy = finaut db full;</pre>						
• • • coms[15] - com	Protems × 🎕 Tasts					* •	
atummbitanif - tonistation	D errars, 10 warrangs, 0 others						
• • concentration and concentration	Description	Resource	Path	Location	Туре		-
Consument addresses - common colonical As	• B Warneys (10 tem)					C SAMERIN DATE: A	_
 Coleumenudataumak - communutiumak /re	The sarable "scrambled_duta" is rever read				ct/dv/cff ExclidE analysis (
Contraction of the second second	The variable "after, last, win, mask" is never read		p.n.reuclide.example.p		ct/tti/cor ExclidE analysis		
and the second se							
• nem.res.dk - control.lis elected hierarchy core.top.memb.bank	Assignment width muniatch. The width of the source side of the ass						
elected hierarchy: core_top.memb_bank Serarchy subtree stre: 2	Acceptment width mismatch. The width of the source side of the acc	signment (32) is on month-bank	* leutide.example.p	v Austide, example, proje	ct/ttime ExclidE analysis	problem marker	
elected herarchy: core_top.memb_bank		signment (32) is en mentstank signment (2) is grø. nt. sgent sv	 hucide.example.p hucide.example.p 	n Anatida, example, proj n Anatide, example, proj	ct/ttime ExclidE analysis	problem maiker problem maiker	





Euclide

Design & Testbench Checks

Advanced Rule Checking as You Type

RTL 8 • High-performance, Highly incremental engine for interactive design and testbench checks

- Complete elaboration, design resolution and pseudo-synthesis even on incomplete code
- Advanced linter with deeper checks
 - Over 1000 rules for RTL and testbench
- Real-time design checks for down-stream EDA tools
 - Simulation performance, emulation compliance and synthesis





[This slide intentionally blank]





[This slide intentionally blank]



Summary

- Next-Gen Verdi lets you avoid manual regression debug is tedious
 - Automate it with AI and advanced RCA technologies to debug any failing simulations
- Use VC Execution Manager (VMS) as a Unified Cockpit to create verification plans, manage simulation, gather coverage data and analyze date, optimize regression TAT and achieve faster coverage closure
 - Available with Verdi
- Create correct code by construction by using **Euclide**
 - Available with Verdi





Thank You

