



# Exploring the Next-Generation of Debugging with Verification Management System and Integrated Development Environment

Werner Kerscher, Ionut Cirjan, Noam Roth

The Synopsys logo, consisting of the word 'SYNOPSYS' in a purple, sans-serif font with a registered trademark symbol. The logo is enclosed in a dashed blue rectangular border.

SYNOPSYS®



# Agenda

- Introduction to Next-Generation Verdi
- General Verdi Improvements
- Synopsys Verdi® Verification Management System with VC Execution Manger
- Verdi Integrated Design Environment (IDE) with Euclide
- Summary + Q&A




# Introduction to Next- Generation Verdi




# Impact on Right First-Time Silicon

## Fewer First-Time Right




**More Respins**

## Logic Bugs Dominating



**Main Cause of Respins**

## Verification Time Spent




**Need to Reduce Debug Time!**


Source: Wilson Report 2022

# AI-Assisted Debug Flow


## Next-Generation Debug: Improves debug productivity up to 10X




# Introducing Next-Generation Verdi Platform



# Refreshed GUI



New GUI



Current GUI

# Classic Mode Color Theme

The screenshot displays the Verdi IDE interface with four different color themes applied to the same content. The content includes a hierarchy tree on the left, a code editor in the center showing Verilog code for a 'system' module, a schematic diagram on the right, and a timing diagram at the bottom. The themes are: Classic mode (default) with a light blue background, Natural mode with a light green background, Bright mode with a light yellow background, and Dark Mode with a dark blue background.

```
23 module system;
24
25 parameter CYCLE = 50;
26
27 reg    clock;
28 reg    reset_cpu;
29 reg    reset_fsm;
30 wire [7:0] addr;
31 wire [7:0] data;
32 reg    ThreeOnly, FirstDataInRdy;
33 wire  En_A, En_B, En_C, En_D;
34 wire [1:0] Mux1_Sel, Mux2_Sel;
35 wire  En_AB, En_AC, En_AD, En_BC, En_BD, En_CD;
36 wire [1:0] Mux3_Sel;
37 wire    FirstDataOutRdy;
38 wire    StartFSM1, StartFSM2, StartFSM3;
39
40
41 // instantiation CPU and program rom
42 CPU i_cpu(clock, reset_cpu, VMA, R_W, data, addr);
43
44 pram i_pram(clock, VMA, R_W, addr, data);
45
```

Current blue theme

Classic mode (default)


Natural mode

Bright mode

Dark Mode




# Regression Binning with ML




# Verdi Root Cause Analysis (RCA) Engines

## TBRCA




- Transaction Diff – Diff the transaction in the reference vs failing FSDB

## DUTRCA




- Adopt roll back mechanism and TraceDiff technology to narrow down DUT problem

## XRCA / with X-Pessimism



- Scan X signals in FSDB and trace the root cause of X.


## Debug Facilitator



- Generates debug data nightly for each bin.

# Verdi Next-Gen: Accelerate Debug Automation

## Customer Examples




Automotive

**Gate-level  
with Many Xs**

**Xx**

**XRCA Engine**




Video

**DUT  
Code Change**

**Xx**

**DUTRCA Engine**




Server

**Multiple Failing  
Assertions**

**Xx**

**DUTRCA Engine**



Graphics

**DFT with  
X Monitors**

**Xx**

**XRCA Engine**



Large SoC

**Massive  
Log Files**

**Xx**

**ML-Binning**




Video

**DUT Hang**

**Xx**



**DUTRCA Engine**

# AI-Based Message Analysis - Flow



# Debug Decision Tree (DDT)


A tool for capturing, sharing, and executing debug knowledge across platforms



**Bug found !**



Collected algorithms in heads  
Found the data required to feed those algorithms







# Improved Debug Capacity and Performance



# Large Designs, Fast Processing




# Faster Debug with Background Multitasking





# VC Replay Technology Overview

For Speed Up of Functional Verification



Opportunity for 10X reduction in debug TAT

[This slide intentionally blank]




# Verdi Verification Management System




# Verification Management System

## Manager and Dashboard




- Test planning, execution & debug, coverage merge and annotation
- Enables verification data-over-time to be mined for analytics

## Planner




- Multi-user test scheduling/planning
- Supports change history and restore
- API for automated report generation and updates

## Runner




- Runs regressions
- Order tests to eliminate long tail
- Synopsys VCS® engine performance enhancement

## Coverage



- Continuously merges incoming coverage
- Integrated tagged VDB from ad hoc regression runs
- Can generate moving window merge VDB



# Verification Management System



# Unified Cockpit

*Driving towards Coverage Closure*

- All in one place GUI
- GUI layouts
- UI Customization
- Interconnections
- Coverage Results
- Coverage Analysis



**1. Introduction**

DUT RCA solution not only provides a good debug entry, but also automatically analyzes the possible root cause of differences between designs and simulation results.

**1.1. Technology Overview**

It's also available to trace differences for VCS migration or VCS options change. Following are the main engines of DUT RCA that make up the analyzers:

**1.1.1. Log Analysis**

Log Analysis includes fail analysis, fuzzy match and message analysis technologies to perform error messages analysis:

- Assertion Fail Analysis  
Detects the first assertion error message from the simulation log and gets the assertion property related signals as debug entry (the accurate is high)
- Fuzzy Match
- Message Analysis  
Identify which scoreboard printed the message, then based on transaction dumping information, to identify which interface is suitable the debug entry.

**1.2. DUT RCA Reports with Verdi**

When a DUT RCA reports is generated after analyzing simulation log, performing root cause analysis, comparing designs and tracing signals, RDA provides a Verdi G...

Name	owner	description
jukebox_coin_handler		
1 FT_1: coin_handler_1		
M m1		
M mt		
2 FT2: coin_handler_2		
M m1		
M mt		
3 jukebox_CD_handler		
3.1 FT_1: CD_handler_1		
M m1		
M mt		
3.2 FT2: CD_handler_2		
M m1		
M mt		
4 FT2: Feature_1		
M m1		
M mt		
jukebox/random_test1		

TMS test\_mihnea

Configs Tags Tests Builds Buckets Attributes

Drag a column header here to gro...

Name	Attr value ...	Attr value ...	inherits	Attr value ...
<input checked="" type="checkbox"/>	random_t...	-	-	my_first...
<input type="checkbox"/>	random_t...	-	-	my_first...
<input type="checkbox"/>	random_t...	-	-	my_first...
<input type="checkbox"/>	seed87	-	-	my_first...
<input type="checkbox"/>	test1	-	-	my_first...
<input type="checkbox"/>	test2	-	-	my_first...
<input type="checkbox"/>	test3	-	-	my_first...
<input type="checkbox"/>	test4	-	-	my_first...

All specification, planning, tests definition correlated in one place.

Spec Document



Tests

Project Detail

Feature Types Attributes Metrics Spec Files

File name	Checksum	Create time	User	Plans linked	Project linkage	Ignored	Todo	Uncovered
spec_v1.0.pdf	086ba2960485f4a8bc9...	2024-03-13 00:48:20	ionutc	2	6.35% (4/63)	3	6.35% (4/63)	87.3% (55/63)

Project Detail Exclusion Manager Plan Search Message Change History Restore Items

Project Details, Spec Summaries, Admin

Annotated Plan

Coverage Results



Results



All regression tests, plan, coverage results available in one place.


Name	Score	Line	FSM
test_jukebox	70.50%	90.85%	73
cd1	100.00%	100.00%	
fifo1	65.99%	88.24%	
jb1	77.45%	96.00%	100
st0	69.12%	89.09%	71
coin1	67.51%	88.89%	72
kp1	70.81%	89.66%	66
st1	70.03%	90.91%	
coin1	68.81%	91.36%	72
kp1	70.81%	89.66%	66
st2	71.62%	90.91%	
coin1	70.66%	91.36%	77
kp1	70.81%	89.66%	66
st3	70.03%	90.91%	
coin1	68.81%	91.36%	72
kp1	70.81%	89.66%	66
st4	70.03%	90.91%	

Name	owner	Score
jukebox_top_plan		35
1jukebox_CD_handler	Rob	35
1.1FT_1: CD_handler_1	Rob	39
1.2FT2: CD_handler_2	Rob	35
2jukebox_coin_handler	Will	35
2.1FT_1: coin_handler_1	Will	35
2.2FT2: coin_handler_2	Will	35
3jukebox_CD_handler	Will	35
3.1FT_1: CD_handler_1	Will	39
3.2FT2: CD_handler_2	Will	35
3.3jukebox_coin_handler	John	35
3.3.1FT_1: CD_handler_1	John	39
3.3.2FT2: CD_handler_2	John	35
3.4jukebox_CD_handler	John	35
3.4.1FT_1: CD_handler_1	John	39
3.4.2FT2: CD_handler_2	John	35

Name	Status	Duration	Owner	Start Time	End Time
random_t...	Pass	67	-	1/19/2024,...	1/19/2024,...
random_t...	Pass	65	-	1/19/2024,...	1/19/2024,...
rand...t...	Pass	66	-	1/19/2024,...	1/19/2024,...
seed8	Pass	66	-	1/19/2024,...	1/19/2024,...
seed90	Pass	65	-	1/19/2024,...	1/19/2024,...
test1	Pass	64	-	1/19/2024,...	1/19/2024,...
test2	Pass	64	-	1/19/2024,...	1/19/2024,...
test3	Pass	62	-	1/19/2024,...	1/19/2024,...
test4	Pass	61	-	1/19/2024,...	1/19/2024,...

Name	Details	Annotation	Signature	Elfile

Exclusions, History, Restore, Search






# Optimized Regression with VMS+VSO.ai

Day 0 regression



ITS  
VMS Built-in Intelligent Test Selection





Day n+1 regression



Less Gre...  
VMS+VSO.ai

- Optimize out tests/seeds
- Control seeds and runtime args
- Prioritize and extend rare tests


VMS+VSO.ai  
Native  
Integration



# Standalone Aggregation or Integrated Inside Runner


## Runner Coverage Merging

- Merges are tied to specific build and runs
- Final merged VDB and session report
- Session VDBs can be combined separately




## Standalone Coverage Merging

- VDBs come from multiple builds and runs
- Continuous merge incoming VDBs
- Tree combines results at higher levels





# ML-Based, Automated Regression Debug



# Integration of Intelligent Coverage Optimization (ICO)

Enabling constraints biasing on full regression

- Achieve higher, faster coverage
- Catch more bugs
- Leverage VMS managed infrastructure
- Use simple interface
- Merge server scalable technology
- Run parent session
- Provides consistent debug and retry
- Reports
- Grade results






# Euclide – Verdi IDE



# Euclide IDE

- On-the-fly SVTB linter and design checks
- Content assistance
- Hover information
- Hyperlinks
- Design hierarchy tree
- UVM component hierarchy and more
- Task management



# Euclide

## Design & Testbench Checks

### Advanced Rule Checking as You Type

- RTL & • **High-performance, Highly incremental engine for interactive design and testbench checks**
  - Complete elaboration, design resolution and pseudo-synthesis even on incomplete code
- **Advanced linter with deeper checks**
  - Over 1000 rules for RTL and testbench
- **Real-time design checks for down-stream EDA tools**
  - Simulation performance, emulation compliance and synthesis

[This slide intentionally blank]



[This slide intentionally blank]

# Summary

- **Next-Gen Verdi** lets you avoid manual regression debug is tedious
  - Automate it with AI and advanced RCA technologies to debug any failing simulations
- Use **VC Execution Manager (VMS)** as a Unified Cockpit to create verification plans, manage simulation, gather coverage data and analyze date, optimize regression TAT and achieve faster coverage closure
  - Available with Verdi
- Create correct code by construction by using **Euclide**
  - Available with Verdi

2023  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**EUROPE**  
10 YEAR ANNIVERSARY

# Thank You

