

2022
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
UNITED STATES

Evaluating the Feasibility of a RISC-V core for real time applications using a Virtual Prototype


[J. Santana](#), G. Pachiana, T. Markwirth, C. Sohrmann (FhG IIS/EAS),
B. Fischer, M. Matschnig (Siemens)



Problem statement


- Prototyping of an embedded system

How to V&V the system with relatively low effort (Time & Costs)?



Problem statement


- Prototyping of an embedded system with a new MCU core
How to V&V the system with relatively low effort (Time & Costs)?



RISC-V HW/SW Ecosystem Adoption

- Reduced Instructions Set Computer-Five
 - SW Toolchain
 - Simulation and prototyping tools
 - HW implementations (Cores / SoCs)
 - Verification Frameworks


RISC-V Adoption



<https://philmholland.medium.com/modern-c-for-bare-metal-risc-v-zero-to-blink-part-2-overview-a1a6af8fede7>

Method based on a Virtual Prototype

- What is a Virtual Prototype?
 - Executable software model of a hardware system.
- Virtual Prototypes are used by and for:
 - SW developers to support development phase and test cases
 - HW developers for architectural exploration and performance estimation




Method based on a Virtual Prototype

- Virtual Prototypes have advantages like:
 - Early available
 - Easy to setup
 - Easy to extend, e.g., by SystemC/SystemC-AMS
 - Enable fast simulation of the full system, compared with RTL
 - Reduce HW dependancy

Use Case


- Motor Controller Unit HW
- Field Oriented Control algorithm SW Application




Proposed methodology

- Mapping of available requirements
- Build Untimed VP, reuse existing model IP blocks
- Porting software application

Item	Specification
SysReq_1	32bits RISCv MCU SoC
SysReq_2	FOC Algorithm based on FreeRTOS




Virtual Prototype Integration




In the way to proof the concept

- Microcontroller model components



In the way to proof the concept

USECASE PMSM Motor Driver




Proposed methodology

- Timing characterization of existing system

HW – Motor Controller


- Unit Under Test(UUT)
Complete embedded system
(Motor Controller)
- Device Under Test(DUT)
Microcontroller core
- SW – Field Oriented Control



UVM-SystemC testbench

UVM Support legacy system characterization

- Configure motor parameters
- Control motor states
- Manage stimulus sequences by a constrained random time
- Monitor results and fill the scoreboard




Proposed methodology

- Verify timing constraints and compare

① UVM test case implementation

② Status and log of each test run by CI Tool

③ Pass/Fail feedback to RE Tool



Link to Requirements Management flow

- Example use case


2 Test Cases

2.1 Test state transitions

MC-12 - Stop - Accelerate


Step	Step Description	Expected Result
Initial conditions	take the motor stop condition	controller output is 0
accelerate	send "accelerate" signal for 10 ns	controller output is greater than 0

System Test Case Specification
(Polarion)



UVM-SystemC Testbench (COSIDE)

Regression Run
(Jenkins)



The screenshot shows the 'Test Records' page in Jenkins. It includes a 'Show: Last 5' dropdown menu and a table with three columns: 'Test Result', 'Test Run', and 'Defect'. The table contains three rows of test results.

Test Result	Test Run	Defect
✖ Failed	exp05 - e05	ANAS-515
✔ Passed	exp04 - e04	
✔ Passed	exp01 - e01	

Publish Results (Polarion)

Summary

- Simplification of the hardware exploration process
- Virtual CPS help to identify issues with application software long before an intended redesign
- Reuse of test cases -> continuously refine requirements and testbenches
- Evaluate viability of the new concept prototype while still complying with System Requirements Specification



Questions



ACKNOWLEDGEMENT

This work has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 876852 (VALU3S). The JU receives support from the European Union's Horizon 2020 research and innovation program and Austria, Czech Republic, Germany, Ireland, Italy, Portugal, Spain, Sweden, Turkey.



VALU3S

www.valu3s.eu