Estimating Power Dissipation of End-User Application on RTL

Magdy El-Moursy, Ph.D.
Senior Engineering Manager

SIEMENS
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
Agenda

Introduction to software/hardware co-development methodology

- Understanding power evaluation
- Run-Fast Run-Accurate with hybrid emulation
- Sampling mechanism
- Automating the execution flow
- Power profile and power analysis
- Comparing emulated power with real HW
- Execute the platform for performance
- Viewing the results
- Changing the platform
- Summary
The following slides are an introduction to the tools referenced in the workshop
Software/Hardware Co-Development Methodology

End-User Application

Operating System (Choose And Configure SW Stack)
- Android
  - Android API Libraries
  - Android Services
- Linux
  - Linux System Calls
  - Linux Kernel
  - Drivers
- POSIX

RTOS
- CAN Controller
- UART
- HDMI
- Ethernet

Virtual
- Shared Memory
- Core
- Interrupt Controller
- User IP

RTL
- Shared Memory
- Core
- Interrupt Controller
- User IP

Hybrid Execution Engine

Emulation Simulation FPGA prototyping

Run your SW App/Benchmark
- Measure Module Power
- Make Performance Analysis

Virtual SystemC TLM models

Pre-silicon Power Anomalies detection

End-user Embedded SW

SoC

Electrical Control unit (ECU)
Hybrid Reference Platform Allows Flexibility

This Platform provides modeling regions (Twin, TLM, Hybrid) that can be individually modified, but collectively stress the system.

Each region provides a complete, executing environment, that allows software to execute on “day 1”, with the flexibility to quickly change the architecture and hardware components.
Scalable Verification Power Use-Case

- Identify power consumption of end-user applications, across 10’s of seconds, pre-silicon
  - Execute end-user app; capture/calibrate/analyze power profiles; identify “areas of interest”
  - End-User knowledge needed: how to run apps; how to extract data from OS’s and drivers; etc.
  - Multiple methods needed: Execution of Apps; identification of “areas of interest”; sampling; calibration
  - Multiple products needed: Veloce HYCON (SW), Veloce Strato+ (HW), Veloce Power App (data), PowerPro (get power)
Agenda

- Introduction to software/hardware co-development methodology
- Understanding power evaluation
  - Run-Fast Run-Accurate with hybrid emulation
  - Sampling mechanism
  - Automating the execution flow
  - Power profile and power analysis
  - Comparing emulated power with real HW
- Execute the platform for performance
- Viewing the results
- Changing the platform
- Summary
Power Dissipation of SoC

- Power dissipation could be determined by multiplying the current running from the power supply source and the supply voltage.
  - Supply voltage is highly stable and usually assumed to be constant.
  - Instantaneous power is usually not of an interest.
  - Average power is used to indicate the cost of running an application on the HW.
  - Current is determined over short periods of time to determine the average power over those periods.
  - For digital circuits, a power equation could represent the components to determine the power dissipation.

\[ P_{\text{dyn}} = \alpha \ C_{\text{load}} \ V_{dd}^2 \ f \]

- All components of this equation are HW oriented except the activity factor which completely depends on the running application.
- We need to know information about the HW (RTL and beyond) and the running application to get the power.
Software to Systems – How do we do it?
Power Flow Methodology

Run-Fast to time $t$, then Run-Accurate to Calculate Point $n$

- TSMC Libs
- Sensitivity Analysis Runs
- Stimuli
- RTL
- Virtual Models
- Target Lib
- Digital Twin + Emulator
- Full Stack Software
- Activity Data at $t_n$
- Power Pro
- Power Report Point $n$
- Veloce Power App
- Power Flow Methodology
- Repeat for each power data point
-Sampling Power Report for Point N

Power Summary Report

<table>
<thead>
<tr>
<th>Power Group</th>
<th>Count</th>
<th>Leakeage Power(kW)</th>
<th>Internal Power(kW)</th>
<th>Switching Power(kW)</th>
<th>Total Power(kW)</th>
<th>Percentage (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Veloce Strato+</td>
<td>1</td>
<td>123.45</td>
<td>67.89</td>
<td>45.67</td>
<td>212.01</td>
<td>54.32</td>
</tr>
<tr>
<td>Veloce HYCON</td>
<td>1</td>
<td>98.76</td>
<td>56.78</td>
<td>34.56</td>
<td>198.02</td>
<td>45.67</td>
</tr>
<tr>
<td>Total</td>
<td></td>
<td>222.22</td>
<td>124.65</td>
<td>70.23</td>
<td>416.00</td>
<td>100.00</td>
</tr>
</tbody>
</table>

Run-Fast to time $t$, then Run-Accurate to Calculate Point $n$
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
Run-Fast Run-Accurate Concept

- Hybrid solution introduces the concept of being able to run the end-user application in two modes - Run-Fast mode or Run-Accurate mode
  - 1msec of emulation (with HW acceleration) takes 30min of execution [30sec would take around 2 years]
  - Switching between the two modes is done at run time
  - The platform needs to be configured to allow the switching at run-time
  - With Run-Fast (RF) mode, the main processing element of the SoC, the CPU, is virtually modeled at the instruction level
  - Switching from RF to RA takes less than a minute of execution
Full SW Stack with RFRA

1. Run with Virtual CPU in Veloce Hycon RF
2. Use Veloce Hycon RFRA to Inject State in RTL
3. Use RTL CPU to extract power data using Veloce Power App
4. Use PowerPro to extract power

Veloce HYCON

- Boot Code
- Linux
- Android
- Auto Apps
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation

**Sampling mechanism**
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
Power Dissipation Sampling Mechanism on Real HW

* Sampling times SP and SI are not drawn to scale for demonstration
  • By default SP is 1.1msec and SI is 1 sec
Veloce provides flexibility in capturing the power profile for different capture ratios

- HW board measurement determines the average power during the sampling periods
- For accurate results it is recommended to use CR-1 (Capture Ratio-1, not skipping any cycle)
- Determining the power outside of the Sampling Period is useless and would not match real HW
- We created scripts to determine the power only during the Sampling Periods
- We use the unique RF-RA mechanism of Veloce HYCON
- We run the platform in RF mode to the start of each Sampling Interval (SI)
- We switch to RA mode and Emulate for the Sampling Period (SP)
- The generated activity is then imported to PowerPro to determine the average power dissipation
- The average power is plotted and compared to the power of the real HW board
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism

**Automating the execution flow**

Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
Automating the Execution Flow

- The flow is fully automated to get the average power numbers
  - A shell script to run the platform and a Veloce script (*run.do*) to execute the following:
    - Boot OS on the target
    - Mount the target file system to the host file system
    - Start the application on target
    - Run the emulation in RF mode till the needed Sampling Interval
    - Switch to accurate mode RA
    - Enable power tracing of the emulation with CR-1 to generate activity database
    - Run the emulation for the Sampling Period
    - Close the emulation and quit
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow

**Power profile and power analysis**
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
This flow generates a power profile for the design

- Generating this database runs in parallel to the emulation run
We use the power profile to monitor the activity of the running application on the platform.

- For this example:
  - We run in RF mode till the point at which we need to get the average power or check the activity
  - We switch to RA mode
  - We set the capture ratio to 1 and enable tracing
  - We run it for short period 1msec (Sampling Period) in RA
  - We capture power profile
  - In RF, the application takes 25sec of Simulation, 30min of Execution
  - Here we capture in the middle of the application run and after it finishes (we can see the difference in the activity)
Automotive Application using Different HW Designs

- We can quickly re-configure the platform and see the effect on the power profile
  - We run 2core and 4core designs.
  - We notice 50% increase in the peak activity with 4core as compared to the 2core.
Two scripts are provided to run the flow of the power calculation tool **PowerPro**

- The shell script *run_powerpro.sh*
  - Sets the needed environment variables and license.
  - Executes the tcl script *run_powerpro.tcl*

- The shell script *run_powerpro.tcl*
  - Sets the needed global variables for the flow
  - Reads the technology library (to determine node capacitance and supply voltage)
  - Reads the design RTL and builds design internal database
  - Reads the activity database which is generated by Veloce in the previous steps
  - Injects the activity database for all nodes and calculates the power of all nodes
  - Reports the average power in output text file which can be plotted

---

PowerPro Flow

**run_powerpro.sh**
**run_powerpro.tcl**

**PowerPro Engine**

- Design RTL
- Technology Files
- Activity Database

---

**Power Reports**
Sample of PowerPro Flow Output

<table>
<thead>
<tr>
<th>Power Group</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>io_pad</td>
<td>Specifies power consumption for all input-output pads in the design.</td>
</tr>
<tr>
<td>memory</td>
<td>Specifies power consumption for all identified memory objects.</td>
</tr>
<tr>
<td>black_box</td>
<td>Specifies power consumption for all black box objects.</td>
</tr>
<tr>
<td>register</td>
<td>Specifies power consumption for all flop and data latch objects which are not part of clock network.</td>
</tr>
<tr>
<td>combinational</td>
<td>Specifies power consumption for all combinational gate objects which are not part of clock network.</td>
</tr>
<tr>
<td>sequential</td>
<td>Specifies power consumption for all CGIC and clock network latch objects (only if global pa_clock_network.include_cgics is set as 0).</td>
</tr>
<tr>
<td>clock_network</td>
<td>Specifies power consumption for all objects which are part of clock network. CGIC and latch power is excluded if global pa_clock_network.include_cgics is set as 0.</td>
</tr>
<tr>
<td>total</td>
<td>Specifies the total power of the design.</td>
</tr>
</tbody>
</table>

### Power Summary Report

<table>
<thead>
<tr>
<th>Power Group</th>
<th>Count</th>
<th>Leakage Power(UW)</th>
<th>Internal Power(UW)</th>
<th>Switching Power(UW)</th>
<th>Total Power(UW)</th>
<th>Percentage(%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>io_pad</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0%</td>
</tr>
<tr>
<td>memory</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0%</td>
</tr>
<tr>
<td>black_box</td>
<td>15400</td>
<td>837.503</td>
<td>327492</td>
<td>2466.85</td>
<td>2466.85</td>
<td>0.08%</td>
</tr>
<tr>
<td>register</td>
<td>1132068</td>
<td>20255.7</td>
<td>1.30165e+06</td>
<td>1.17945e+06</td>
<td>2.50136e+06</td>
<td>80.63%</td>
</tr>
<tr>
<td>combinational</td>
<td>8801559</td>
<td>148.001</td>
<td>143868</td>
<td>97693.5</td>
<td>241710</td>
<td>7.79%</td>
</tr>
<tr>
<td>sequential</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0%</td>
</tr>
<tr>
<td>clock_network</td>
<td>138886</td>
<td>148.001</td>
<td>143868</td>
<td>97693.5</td>
<td>241710</td>
<td>7.79%</td>
</tr>
<tr>
<td>total</td>
<td>10177913</td>
<td>21241.2</td>
<td>1.77301e+06</td>
<td>1.3082e+06</td>
<td>3.10246e+06</td>
<td>100%</td>
</tr>
</tbody>
</table>
Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
For power calculations, current flow on the power supply grid of the whole Odroid board is measured with Smart Power2 device

- Current is measured for a Sampling Period (SP) every Sampling Interval (SI) on the power grid
- Default SP of 1.1msec and SI of 1sec are used to get the power of the board
- Odroid-N2 SBC board contains 4-core ARM v8 based Amlogic S922X SoC
- OS is running on the board for around 1 minute
- ADAS (Advanced Driver-Assistance Systems) application with PAVE-360 object detection and AI object classification are running on the board to measure the power dissipation
- ADAS (Advanced Driver-Assistance Systems) application runs for around 30 seconds (within the 1min)
- Maximum power defined by the board specifications for all components under stressful conditions is determined to be around 11.5W
- Maximum power defined by the board specifications for 4-core ARM v8 CPU under stressful conditions is determined to be around 5.5W (which represents around 50% of the board power)
The following is used/assumed to get the power graphs for the Digital Twin:

- RF mode is used to boot the OS [in 2000msec RF Simulation Time (SimT)]
- ADAS application for PAVE-360 object detection and AI object classification is running on Veloce HYCON platform
- ADAS application is left to run for multiples of 300msec RF SimT then the emulation is switched to RA mode
- Power is determined for a SP of 2msec in RA mode
- Activity Capture Ratio (CR) is set to 1 to be able to do power estimates
Comparing Emulation Results with HW

Here is the power of the Odroid HW board versus the Emulated values scaled based on circuit size.

![ CES Demo Power Hycon ]

- Watts (@1.8GHz, 0.9V, A73)
- Odroid (X/7)
Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW

Execute the platform for performance
Viewing the results
Changing the platform
Summary
Areas to Explore during the Workshop

- CPU Utilization for: 2-core, 4-core, 8-core
- Execution of the ADAS software
- Change execution time
- Change number of cores
We created a script to run the whole flow on the platform. It does the following:

- Runs the Emulation (using Veloce Strato+)
- Boots the OS on the platform
- Runs the application
- Dumps the CPU utilization raw information every 1 sec of execution
- Converts the raw data to a format that can be displayed using Siemens Sourcery Analyzer tool
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance

Viewing the results
Changing the platform
Summary
CPU utilization, during the application execution, will be visualized to allow analysis.
Steps to Visualize Data [running SA]

- **Sourcery Analyzer (SA) is a plugin for Codebench Siemens tool**
  - Launch SA using
  - Once SA is up and running, create new Analysis project
  - Import the database to SA
  - Click on the created Session → Agents
  - Double click on the “PAVE360 CPU Utilization” under the “Analysis Agents” Tab
  - Note, you can access pre-captured results
CPU Utilization with 4-Core Hardware Design (App1)
CPU Utilization with 8-Core Hardware Design (App1)

HW 8-core with Affinity Disabled (open SW to 8-core)
CPU Utilization with 8-Core Hardware Design (utilizing only 4 cores in SW, App1)

HW 8-core with Affinity Enabled (limit SW to 4-core):
CPU Utilization 2-Core Edge SW (App2)

HW 2-core
CPU Utilization 4-Core Edge SW (App2)

HW 4-core
CPU Utilization 8-Core Edge SW (App2)

HW 8-core
Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform
Summary
The standard way to re-configure the platform is to use `hycon-configure`

- It provides a couple of options to configure the platform HW and SW
- An option `--list` gives the current configurations
  - `hycon-configure -l`
- An option `--interactive` gives an interactive way to re-configure
  - `hycon-configure -i`
Installing Different SW

- PAVE360 applications are easily installed on the platform.
- You have Linux based UART terminal to communicate with the platform machine to install any application and run it.
- It is good practice to be able to run your application in batch mode to allow automation.
- Also, the target file system is mapped to the host to easily move data between them.
Changing the Emulation Execution

- Emulation execution is done through script to maintain determinism and automation.
- To change the Emulation time, you need to change only one value in the script.

```bash
# for { set i 0 } { $i<2 } { incr i } {
    # Will do only two seconds for testing
    for { set i 0 } { $i<30 } { incr i } {
        run 1s
        run
        catch {exec hycon-adb shell " echo
            '****CPU Utilization After more 1sec (RoboK_is_running_in_RF)****' >> /data/robok/
            cpu_utilization/cat_proc_stat_new.txt" }
        catch {exec hycon-adb shell " cat /proc/stat >> /data/robok/cpu_utilization/
            cat_proc_stat_new.txt" }
        stop
        run 150us
        run
        catch {exec hycon-adb shell " echo
            '****CPU Utilization After more 150usec (RoboK_is_running_in_RF)****' >> /data/robok/
            cpu_utilization/cat_proc_stat_new.txt" }
        catch {exec hycon-adb shell " cat /proc/stat >> /data/robok/cpu_utilization/
            cat_proc_stat_new.txt" }
        stop
    }
}
```
Agenda

Introduction to software/hardware co-development methodology
Understanding power evaluation
Run-Fast Run-Accurate with hybrid emulation
Sampling mechanism
Automating the execution flow
Power profile and power analysis
Comparing emulated power with real HW
Execute the platform for performance
Viewing the results
Changing the platform

Summary
Summary

- A methodology to run end-user application on top of an OS in an emulation environment was presented
- Methodology enables running the full end-user application in minutes not years
- Methodology allows switching to the RTL accurate hardware model when needed
- Switching to RTL allows collecting valuable data about the power and performance of the SW/HW
- Whole flow takes days not years to get the power and performance profiles
- Analyzing the effect of changing the SW and/or the HW on the power and performance profiles is easier with the presented methodology
Questions