

Efficient Debugging on Virtual Prototype using Reverse Engineering Method

Sandeep Puttappa, Senior Staff Engineer Dineshkumar Selvaraj, Lead Principal Engineer Ankit Kumar, Associate Engineer





Agenda

- Background
- Traditional debugging approaches on VP and its Limitations
- Reverse Engineering Method Implementation
- Proof of Concept
- Next Steps





Background



OEMs ヘノ Tool **Partners** Early Availability Longer Maintenance lifespan Superior debugging and tracing

How to Debug Issues on Virtual Prototype in the absence of SW?



S

Н

W

D



Traditional VP Debugging Approaches

SYSTEMS INITIATIVE





Proposed Solution – Reverse Engineering Method







Implementation



1. Instrumentation Of Logging into IP SystemC model

2. Creation of Standalone Reproducer environment

Implemented using In-house Automation Framework







Instrumentation of Logging (1/3)







Instrumentation of Logging (2/3)







Instrumentation of Logging (3/3)







Creation of Standalone Reproducer environment (1/2)







Creation of Standalone Reproducer environment(2/2)







Proof of Concept using AURIX[™] Interrupt Controller







Next Steps

- Implementation for all models of Infineon next generation automotive microcontrollers
- Adaptation of the methodology for
 - serial communication interfaces
 - bus master interfaces
- Configuration to enable/disable the instrumentation of logging
 - Instrumentation should be enabled only for debugging purpose
 - For a normal simulation, Instrumentation should be disabled, as it degrades the performance





Questions



