# **Efficient Al** Mastering Shallow Neural Networks from Training to RTL Implementation



Tom Richter, Application Engineer, MathWorks trichte@mathworks.com

# MathWorks®

© 2024 The MathWorks, Inc.



#### Outline

- Overview about Neural Networks
- Ways to model, train, and validate Shallow Neural Networks
- Quantization
- RTL and report generation
- Vector-Matrix Multiplication optimization options
- Functional Verification
- Deep Learning Network implementation options
- Questions




# **Overview about Neural Networks**



#### **Neural Networks**

In Machine Learning, a Neural Network is a model inspired by the structure and function of biological neural networks in brains.

- Nodes model neurons, these are connected by edges which model synapses
- Nodes/Neurons are aggregated into layers: Input, Hidden, and Output
- Outputs of Neurons are the sums of weighted inputs through a non-linear activation function






#### **Kinds of Neural Networks**


There are numerous neural networks, each featuring its own distinct structure and purpose. For example:

- Feedforward Neural Networks (FNN)
  - using Fully Connected Layers with an Activation Function
- Convolutional Neural Networks (CNN)
  - also requires Convolutional Layers which are computing sliding dot-products

- Recurrent Neural Networks (RNN)
  - Having internal states which are used to compute the next state
- Long Short-Term Memory networks (LSTM)
  - As RNNs, having internal states but can forget as well











#### Shallow vs. Deep Neural Network

#### When becomes a Neural Network a Deep Neural Network?

	Shallow Neural Network	Deep Neural Network
Number of hidden layers	a few (maybe 1-5)	many (tens or hundreds)
Complexity of the layers	low	high
Learning capability	limited	great
Risk of overfitting	lower	higher
Memory for parameters	low (normally less than 1 KB)	high (often more than 1 MB)
Examples	Regression networks (FNNs)	CNNs for image recognition
	A direct implementation is possible and beneficial	A processor or FSM implementation is necessary together with RAM access



# Ways to model, train, and validate Shallow Neural Networks




#### How getting the Neural Network?


Statistics and Machine Learning Toolbox to define, train, validate, and model

- Shallow Regression Networks or
- Shallow Classification Networks

Deep Learning Toolbox for designing and implementing deep neural networks with algorithms, pretrained models, and apps. Features:

- Build, edit, combine
- Load, import, analyze,
- Train and monitor (inclusive transfer learning)
- Quantize
- Export networks







#### Example – Battery State of Charge (SoC)


SoC estimation remains a significant challenge because of

- Nonlinear temperature and battery health
- Traditional approaches require precise parameters and battery knowledge

A data-driven approach using Neural Networks

- Requires minimal knowledge of the battery and its nonlinear characteristics
- Can predict the SoC as good as complex traditional methods (e.g.: Kalman)

Example is based on: <u>Deploy Neural Network Regression Model to FPGA/ASIC Platform</u>





Regression Learner

# Battery SoC – Load Data, Define, and Train a Neural Network

The original battery data used for training and validation comes from:


LG 18650HG2 Li-ion Battery Data and Example - McMaster University

For keeping the network small and hardware friendly we decide for

- 2 Hidden layers with sizes 10
- Activations using RELU

Training can be achieved using

- <u>Regression Learner App</u>, or
- Function fitrnet






# Battery SoC – Import Network Model to Simulink for Prediction

The Statistics and Machine Learning Toolbox Library comes with two blocks:

A Testbench model can be used with the Regression Neural Network Predict block.


#### Block Parameters: RegressionNeuralNetwork Predict RegressionNeuralNetwork Predict (mask) Predict responses using neural networks RegressionNeuralNetwork Predict Trained Machine Learning Model Refresh Layer sizes: [10,10] Activations: relu Standardized: false Main Data Types Select trained machine learning model nnetMdl RegressionNeuralNetwork input festimi conver convert [estim] estim Neural Network OK Cancel Help Apply

The trained Regression FNN model is the parameter for the block.







#### Demo – Battery SoC – From Training to Model





# **Quantization**








## Demo – Battery SoC – Convert Simulink Model to Fixed-Point

Document the data type conversion steps by using the command line interface:






# **RTL and Report Generation**




### RTL Generation, Optimization, and Verification

#### RTL Generation:

- Portable for FPGAs and ASICs
- Synthesizable Verilog, SystemVerilog, and VHDL code
- Specific features are:
  - Two-way traceability between Model and Code (Report)
  - Timing and Area optimization options
  - Floating-Point Support for IEEE-754 double, single, and half-precision data types with
    - Denormal Numbers
    - Exceptions such as NaN, Inf, and Zero
    - Customizable latency options
    - Many supported math and trigonometric functions
- Functional Verification:
- Generate testbenches (Co-Simulation, SystemVerilog and UVM)





DESIGN AND VE



#### Demo – Battery SoC – RTL Generation

#### First, prepare the model.

#### Second, generate code and reports.

	🎦 slexFPGAPredictFix16 * - Simulink pr	erelease use				-				
	SIMULATION DEBUG	MODELING	FORMAT	APPS	HDL CODE ×	PC 🖥 २ ८ • १ • ०				
HDL Code Advisor - slexFPGAPredictFix16/neural_network	HDL Generic HDL Code - Workflow HDL Code - Advisor OUTPUT ASSISTANCE MODELIN	rty HDL Code Se Advisor	<ul> <li>Target</li> <li>Interface</li> </ul>		Generate GENERATE CODE	Build     View     Generate     Share       Bitstream     Code     Testbench     SHARE				
					Code Generation Report		- 0			
🖌 🜌 🗔 HDL Code Advisor	Check package file nar Analysis	nes 🔶		_	🗢 🗇 🤄 Find:	🕆 🖓 Match Case				
Image: Section of the setting is a setting in the setting is a setting in the setting is a set of the set o	Check file name containing packages Run This Check Result:  A Warning				Contents	Generic Resource Report for slexFPGAPredictFix16				
Industry standard checks				-	Summary					
Check architecture name					<u>0 Warnings, 0 Messages</u> Clock Summary					
Check clock settings					Code Interface Report	Summary				
<ul> <li>Check clock settings</li> <li>A Check clock, reset, and enable signals</li> </ul>	Warn - Check peels	go filo nomos			Timing And Area Report	Multipliers	160			
5	Warn : Check package file names Warning : The postfix for the package file is '_pkg'. Industry standards recommend '_pac' as the postfix name.				<u>High-level Resource Report</u> Floating-Point Resource	Adders/Subtractors	160			
Check file extension					Report	Registers	0			
Check generics					Optimization - General	Total 1-Bit Registers	0			
Check naming conventions					Delay Balancing	RAMs	0			
🗹 🛦 Check package file names	slexFPGAPred	ictFix16			Hierarchy Flattening	Multiplexers I/O Bits	40			
Check signal and port names					<u>Code Reuse</u> Optimization - Area	Static Shift operators	96			
Check entity and architecture					Streaming and Sharing	Dynamic Shift operators	0			
Check module/entity names					Optimization - Timing					
	Action				<u>Clock Rate Pipelining</u>	neural_network View All	neural_network			
Check top-level subsystem/port names	Update the generated pa	ckage file postfi	x to _pac		Distributed Pipelining Adaptive Pipelining	E slexFPGAPredictFix16 E neural_network F				
> 🗹 🔽 Model configuration checks	Madif. Callings			-	Optimization - I/O		ShowPortLa FromPortIcor Permissions ReadWrite			
> 🗹 🐱 Native Floating Point checks	Modify Settings				Frame to Sample		ErrorFcn			
> 🗹 😼 Checks for ports and subsystems	Result:				Traceability Report		PermitHierar All			
							TreatAsAto on ShowSubsy off			
					Generated Source Files	1 ufix16_En15 1 ufix16_En15 (1 x yfr ufix16_En14 1) 1 ufix16_En14 0000	MinAlgLoop off			
					neural_network_pac.vhd	input SOC	SystemSam1			
		H	elp Ap	ply	<u>relu.vhd</u>	• »				
							RTWSystem Auto			




# Vector-Matrix Multiplication Optimization Options





#### Vector-Matrix Multiplication with Bias – Default

Vector-Matrix or even Matrix-Matrix multiplication can increase the area usage extremely when using no optimizations and default architectures. n-1



- The product 1xn \* nxm = 1\*m, requires n\*m multipliers and (n-1)\*m adders.
   For n = m = 10, that is 100 multipliers and 90 adders.
- For the Bias, additional m adders are required (10 adders)


However, do you need such a high throughput here?

Multipliers	160
Adders/Subtractors	160
Registers	0
Total 1-Bit Registers	0
RAMs	0
Multiplexers	40
I/O Bits	96
Static Shift operators	0
Dynamic Shift operators	0



#### Vector-Matrix Multiplication with Bias - Streaming


With the Optimization features Streaming or Sharing you can reduce the hardware costs in exchange of reducing the maximal throughput.





### Vector-Matrix Multiplication with Bias – Architecture Setting

The Matrix-Multiply block has additional architecture settings that can be used together with Streaming.






#### Creating your own Blocks and Libraries

You don't have to stick to existing blocks and their settings.


- Create your own models from basic library blocks (Add, Product, Delay, etc.)
- Test the model against existing blocks (Matrix-Multiply, Filter, etc.)
- Create a dialog for your model or subsystem for parameterization (masking)
- Add the new block together with a documentation to a library





#### Vector-Matrix Multiplication with Bias – Custom Architectures

You can dramatically reduce the costs by creating your own library blocks.



Small change - big impact.




# **Functional Verification**





#### Demo – Battery SoC – RTL Verification

#### Once you generated code you can also generate a testbench model:






#### RTL Verification – Further Options

Co-simulation and other options can also be used to verify manually written code:

- SystemVerilog DPI-C component generation
- UVM component and testbench generation
- Option to generate a testbench to test individual SV, UVM components
- SystemC TLM component generation






#### Test, Prototype and Debug on FPGA

Use FPGAs and SoCs for verification and prototyping:

- FPGA-in-the-Loop
- Prototyping and debugging
  - AXI Manager (synthesize, send, receive, and analyze data with MATLAB)
  - FPGA Data Capture (Capture data in real-time and analyze it then with MATLAB)






# Deep Learning Network Implementation Options





#### What about Deep Learning Networks?


They can also be implemented using Deep Learning HDL Toolbox.





# Deep Learning Layer Blocks R2024b

You now can export Deep Learning Networks (also shallow ones) to Simulink.





# Questions

