


What is GLS?

- Netlists will be simulated with annotated delays
- Run the entire regression suite at different corners
- Analog macros verified by models with timing checks extracted from libs

Main Challenges


- Generating functionally qualified test suite
- Getting the setup issues resolved
- Compile, simulation speed; high memory requirement
- Significant time spent on failure debug




Why GLS?

- Integral Part of IC-Design Flow and critical for confidence.
- SoCs are becoming more timing complex (40nm and down)
- Performs quality check on Timing and Functionality.
- Covers timing checks not feasible by STA.
- Necessary for Scan simulations
- Verify the power up and reset operation of the design
- Verification of low power structures, absent in RTL and added during synthesis.
- Power estimation is done on netlist for the power numbers
- Check the critical timing paths of asynchronous designs that are skipped by STA


GLS Bugs Caught



GLS Bugs Caught



Faster Bring Up



Methodology Suggestions

- Avoid multi-cycle paths when possible
- No combo on generated resets - Check in Synthesis/STA
- Run Spyglass CDC
- Run X-prop simulations in RTL Phase
- GLS is as good as the functional coverage of tests
- Make good use of simulator options to improve speed
- 'Tap Preservation Flow' to avoid very high level netlist optimization
- Run Zero-Delay simulations for faster bring up