# DSA Monitoring Framework for HW/SW Partitioning of Application Kernels leveraging VPs



Christoph Hazott, Daniel Große Institute for Complex Systems (ICS) Web: jku.at/ics Email: christoph.hazott@jku.at

JYU JOHANNES KEPLER UNIVERSITY LINZ

### Agenda

- Motivation, Domain Specific Architectures & Background on VPs
- Ingredients of Proposed approach
- Solution:
  - Host-to-SW Memory Hierarchy
  - Proposed Framework
- Experiments
- Conclusion



## **Motivation and DSAs**

- Moore's Law
  - ° Still driving electronic industry
  - ° Permanent innovation on all levels necessary to keep speed
- Domain Specific Architectures (DSAs)
  - Fall into class of heterogeneous architectures
  - Integrate specific HW accelerators extracted from SW to meet system performance requirements
  - HW/SW partitioning through application kernels
    - Hotspot functions invoked frequently in loops



### **Background: Virtual Prototypes**



A **Virtual Prototype** (VP) is an executable SW model of a HW system that runs on a host computer.

A VP is binary compatible to the physical HW.

- Industrial-proven, widely used by semiconductor global players
- VPs are modeled in SystemC
  - ° C++ class library
  - ° IEEE1666-2011 Standard
  - ° Transaction Level Modeling (TLM) for abstraction





### **Background: Why Virtual Prototypes?**



JOHANNES KEPLER

JNIVERSITY

Hardware development

Hand-off

Source: Synopsys

Software development

Code

QA and

test

Integration

System

level test

## **Profiling with Virtual Prototypes?**

- Classical Profiling
  - HW and SW separately
  - Joined in later processing of result
  - Changes to source code or binary

- Proposed Approach
  - Taking external perspective that encompasses HW and SW, facilitating a holistic view as unified system

**OHANNES KEPLER** 



### **Ingredients of Proposed Approach**

- Framework leveraging observability of VPs
- Monitoring via runtime code manipulation of VP binary running on host
   Maintain high simulation performance
- Specialized monitors for SW kernels
   Low data amount

#### • Requirements:

- $^{\circ}\,$  No modification of SW running on VP
- ° No modification of VP source

### • Idea:

Understand Host-to-SW memory hierarchy

#### JYU JOHANNES KEPLER UNIVERSITY LINZ

### **Solution: Host-to-SW Memory Hierarchy**





### **Proposed Framework**



<<Debug Information & Source Code>>



### **Source Code Translator**

#### • From configuration

```
1 |HW:'riscv_vp'
2 ...
3 |PC_HW:'PC_VP'
4 ...
5 |MEM_READ_HW:'/riscv_vp/memory.h:76'
6 |...
```

#### • To address table

```
1 PC_HW:'0xf33c88'
2 ...
3 MEM_READ_HW:'0x373ec'
4 ...
```



### **DynamoRIO**

#### • DynamoRIO as runtime code manipulation system

- ° Supports code transformation while executing
- ° Exports interface for building additional tools
- Powerful instruction manipulation library
- Design Goals
  - Efficient
    - Near-native performance

JOHANNES KEPLER

- Transparent
  - Match native behavior
- ° Comprehensive
  - Control every instruction, in any application
- ° Customizable
  - Adapt to satisfy disparate tool needs

Src: https://github.com/DynamoRIO/dynamorio/releases/download/release\_6\_1\_0/DynamoRIO-tutorial-mar2016.pdf



### **DSA Monitor**

Instrumenting for monitoring PC<sub>HW</sub>

```
if(instr_writes_memory(instr)) {
1
2
       addr = opnd_get_addr(
3
                instr_get_dst(instruction, i)
4
                );
5
6
       if(addr == pc_hw) {
7
            dr_insert_clean_call(
8
                ..., clean_call_pc_hw, ...);
9
10
```

• Instrumenting for monitoring HW memory access

![](_page_11_Picture_5.jpeg)

### **DSA Analyzer**

• Data structure containing monitoring results used for analysis

![](_page_12_Figure_2.jpeg)

![](_page_12_Picture_3.jpeg)

### **Experiments: Canny Edge Detection**

- SW: Canny Edge Detection
  - Gaussian smoothing
  - Computing derivatives
  - Computing magnitude of gradient
  - Performing non-maximal suppression
  - Applying hysteresis

![](_page_13_Picture_7.jpeg)

![](_page_13_Picture_8.jpeg)

(a) Original

(b) Result

![](_page_13_Picture_11.jpeg)

### **SW Application Kernel: Excerpts from Canny SW**

• Nested SW kernels implementing gaussian filter for smoothing image rows

```
for(c=0;c<cols;c++) {</pre>
 2
         for(r=0;r<rows;r++) {</pre>
 3
               . . .
 4
              for(rr=(-center);rr<=center;rr++) {</pre>
 5
                   row = r + rr;
                   if(row \ge 0 \&\& row < rows) {
 6
 7
                         . . .
 8
9
10
              smoothedim[r*cols+c] = \dots
11
12
```

![](_page_14_Picture_3.jpeg)

### **RISC-V**

- RISC-V: Open and royalty-free ISA
- Focus on simplicity and modularity
- Base Integer Instruction Set
  - ° Mandatory
  - $^\circ\,$  32, 64 and 128 bit configurations
  - ~40 Instructions
- Extensions:
  - ° M .. Multiply/Divide
  - ° A.. Atomic
  - ° F, D, Q .. Floating Point (Single, Double, Quad)
  - ° C .. Compressed

![](_page_15_Picture_12.jpeg)

![](_page_15_Picture_13.jpeg)

![](_page_16_Figure_1.jpeg)

### **RISC-V VP++**

- Open source on GitHub
  - <u>https://github.com/ics-jku/riscv-vp-plusplus</u>
- Key features:
  - ° SystemC TLM-2.0
  - Bare metal configurations, including:
    - SiFive HiFive1 FE310
    - GD32VF103VBT6 microcontroller (Nuclei N205) including UI
  - Linux RV32 and RV64, single and quad-core VPs (SiFive FE540)
  - Support for RISC-V "V" Vector Extension (RVV) version 1.0
  - Full integration of GUI-VP, which enables simulation of interactive graphical Linux applications
  - Based on RISC-V VP introduced in 2018\*
- More information: <u>http://www.systemc-verification.org</u>

### **Results**

#### • Costs and Scalability of Monitoring

	11x9	22x18	44x36	88x72	176x144	352x288	704x576	1056x864
Executed RISC-V instructions	2,918,759	7,350,190	25,637,385	98,984,371	395,274,305	1,584,436,030	6,502,028,739	14,746,998,363
Host time - no monitoring [min]	0.01	0.03	0.09	0.32	1.28	4.97	20.66	51.84
Host time - monitoring [min]	0.04	0.06	0.17	0.60	2.39	9.20	38.02	93.34
Overhead factor	3.45	2.19	1.91	1.84	1.86	1.85	1.84	1.80
Size of monitoring dataset [MB]	34	85	294	1,229	4,608	18,432	74,752	168,960

- ° Results scale according to the number of pixels
- Starting from a resolution of ~88x72px, overhead factor stabilizes at ~1.85
- ° Results stabilize at 88x72px

![](_page_17_Figure_6.jpeg)

### **HW/SW Partitioning: Simulation Time**

![](_page_18_Figure_1.jpeg)

![](_page_18_Picture_2.jpeg)

### **HW/SW Partitioning: Memory Accesses**

![](_page_19_Figure_1.jpeg)

![](_page_19_Picture_2.jpeg)

### **HW/SW Partitioning: Acceleration**

• Performance improved by a factor of ~8.67

	RV32I	+MAFC	+HW
Kernel 0 [ms]	329.71	77.28	37.88
FPS	3	12	26

![](_page_20_Picture_3.jpeg)

![](_page_20_Picture_4.jpeg)

### Conclusions

- Novel monitoring approach
  - ° Host-to-SW memory hierarchy
  - ° Leveraging dynamic binary instrumentation to insert monitors
  - Low simulation overhead
  - Low data amount
- Framework
  - ° User interaction via source code
  - ° Graphs for HW/SW interactions

![](_page_21_Picture_9.jpeg)

# DSA Monitoring Framework for HW/SW Partitioning of Application Kernels leveraging VPs

![](_page_22_Picture_1.jpeg)

Christoph Hazott, Daniel Große Institute for Complex Systems (ICS) Web: jku.at/ics Email: christoph.hazott@jku.at

JYU JOHANNES KEPLER UNIVERSITY LINZ