

Compact Al accelerator for embedded applications

Alexey Shchekin, Solutions Engineer

Codasip s.r.o.





Embedded AI and custom HW challenges



Embedded AI: artificial intelligence at the device level

Strong tendency to off-load cloud computing and run some simple Al tasks on-device:

- Autonomy: minimize data transfer and related energy consumption
- **Security**: finish sensitive data processing locally
- Modular device design with embedded AI SoCs
- Reduced latency for critical IoT/IIoT infrastructure

Requirements & challenges

3 cornerstones of AI:

- Model & Algorithm
 => frameworks: Tensorflow,
 PyTorch, Caffe, etc
- Data, lots of data
 => open datasets: Kaggle etc
- Computing power

 custom-designed
 accelerators that soften
 embedded resource
 constraints (small memory,
 limited ISA, lack of DSP)



Profiling TFLite Image classification model



Source Code Coverage							
Symbol	Address	Instructions	Instructions Percent	Cycles	Cycles Percent		
tflite::reference_integer_ops::ConvPerChannel()	2940c	8878981	89.9 %	15388368	90 %		
tflite::reference_integer_ops::MaxPool()	2b7e8	412616	4.2 %	710990	4.2 %		
tflite::reference_integer_ops::FullyConnected()	2a2de	157058	1.6 %	207101	1.2 %		
etc	26a60	95618	1 %	143346	0.8 %		

430	0.004%	for (int out $y = 0$; out $y < output height; ++out y) {$		
		<pre>const int in y origin = (out y * stride height) - pad height;</pre>		
9092	0.092%	<pre>for (int out x = 0; out x < output width; ++out x) {</pre>		
		<pre>const int in x origin = (out x * stride width) - pad width;</pre>		
46142	0.467%	<pre>for (int out channel = 0; out channel < output depth; ++out channel) {</pre>		
52460	0.531%	<pre>auto group = out channel / filters per group;</pre>		
19562	0.198%	int32 t acc = 0;		
596782	6.044%	<pre>for (int filter y = 0; filter y < filter height; ++filter y) {</pre>		
11.1.1.1.1.1.1.1		<pre>const int in y = in y origin + dilation height factor * filter y;</pre>		
390154	3.951%	<pre>for (int filter x = 0; filter x < filter width; ++filter x) {</pre>		
132192	1.339%	<pre>const int in x = in x origin + dilation width factor * filter x;</pre>		
		<pre>// Zero padding by omitting the areas outside the image. const bool is_point_inside_image = (in_x >= 0) && (in_x < input_width) && (in_y >= 0) && (in_y < input_height);</pre>		
435865	4.414%	<pre>if (!is point inside image) {</pre>		
		continue;		
		}		
491681	4.980%	<pre>for (int in_channel = 0; in_channel < filter_input_depth;</pre>		
188064	1.905%	++in channel) {		
		int32 t input val =		
		input_data[Offset(input_shape, batch, in_y, in_x, in channel + group * filter input depth)];		
376128 3.809% int32 t filter val = f		<pre>int32 t filter val = filter data[Offset(</pre>		
		filter_shape, out_channel, filter_y, filter_x, in_channel)];		
790788	8.009%	<pre>acc += filter val * (input val + input offset);</pre>		
		}		
		}		
		1		

 Image convolution (>89%) has a major impact on overall performance





Convolution accelerator structure



 \mathbf{p}_0

- Convolution accelerator with FIFO:
 - Pipelined loads, 1-cycle access to all (p₀,p₁,p₂,p₃)
 - Parallel multiplications



 $+w_2*p_2+w_3*p_3$

٠

CodAL language

Processor description at the high abstraction level





CodAL - processor description at the high level

- CodAL is a C/C++ like language that is focused on modeling a rich set of processor capabilities
- Covers both architecture and microarchitecture
- Instructions are described in the form of "elements" that capture syntax, binary encoding and implementation
- CodAL description could be converted to RTL and used for C/C++ Compiler generation with cycle-accurate simulator and profiler



CodAL compactness


```
module rf_gpr #(parameter xlen = 64, parameter size = 32,
parameter resetval = 32'b0, localparam aw = $clog2(size))
( input wire clk, input wire rst, input wire w0_we,
input wire [aw-1:0] w0_wa, input wire [xlen-1:0] w0_d,
input wire r0_re, input wire [aw-1:0] r0_ra,
output wire [xlen-1:0] r0_q, input wire r1_re,
input wire [aw-1:0] r1_ra, output wire [xlen-1:0] r1_q );
```

```
reg [xlen-1:0] mem[size-1:0];
integer i;
```

```
always @(posedge clk or negedge rst)
if (~rst) begin
  for (i = 0; i < size; i = i + 1)
    mem[i] <= resetval;
end else if (w0_we) begin
  mem[w0_wa] <= w0_d;
end
assign r0_q = r0_re ? mem[r0_ra] : (xlen)'(0);</pre>
```

```
assign r1_q = r1_re ? mem[r1_ra] : (xlen)'(0);
```

```
endmodule
```



```
arch register_file bit[32] rf_gpr
{
    dataport r0, r1 {flag = R;};
    dataport w0 {flag = W;};
    size = 32;
    reset = true;
    default = 0;
};
```

CodAL provides many constructs facilitating standard processor features design:

- Register files
- Memories (cache, TCM)
- On-chip debugger, trace, etc

Many tasks are automated when using CodAL.

Automatic modules interconnect, decoder generation

CodAL-based processor design flow

CodAL is not limited to RISC-V, but it is where one can benefit from open-source
 ISA that RISC-V provides and customization capabilities that CodAL supports

Compact Convolution Accelerator

CodAL implementation

CONV accelerator in <200 lines of CodAL code

PPA improvement for a single convolution

Direct 3x3 convolution with standard instruction set

0.011%	<pre>int conv ind = 0:</pre>				
12.732%	<pre>for (int i=0; i<image i++)<="" pre="" size*image="" size;=""/></pre>				
19.425%	if (i%IMAGE SIZE > 1 && i > 2*IMAGE SIZE){				
14.378%	<pre>res[conv_ind++] = weights[8] * image[i] +</pre>				
5.228%	<pre>weights[7] * image[i - 1] +</pre>				
5.307%	<pre>weights[6] * image[i - 2] +</pre>				
5.352%	<pre>weights[5] * image[i - IMAGE_SIZE] +</pre>				
5.352%	<pre>weights[4] * image[i - IMAGE_SIZE - 1] +</pre>				
5.318%	<pre>weights[3] * image[i - IMAGE_SIZE - 2] +</pre>				
5.352%	<pre>weights[2] * image[i - 2*IMAGE_SIZE] +</pre>				
5.239%	<pre>weights[1] * image[i - 2*IMAGE_SIZE - 1] +</pre>				
4.541%	<pre>weights[0] * image[i - 2*IMAGE_SIZE - 2];</pre>				
1.600%	}				
1.127%					

- Convolution accelerator fits 200 lines of CodAL code
- Image convolution runtime reduced down to **10.7%** of the initial value (10x10 image, 3x3 conv window)
- Average energy consumption is reduced to 25.9%
- Si area cost **+52.9%**
- The runtime gain is expected to further scale with the image and convolution window sizes

Using custom instructions for convolution acceleration

PPA improvement for image classification

	Codasip L31	Codasip L31 +
P erformance, CPU cycles	16,481,715	2,868,991 (17.4%)
Power, arb. units	100%	32.8%
A rea, arb. units	100%	153%

- Compact accelerator fitting 200 lines of code has been shown
- MNIST benchmark runtime has been reduced to 17.4%, energy consumption - to 32.8%
- Si area cost is +52.9% to that of RV32-IMCB core

Conclusions

- The ability to accelerate image processing AI applications on embedded devices by 2D image convolution boosting has been shown
 - Runtime reduced to 17.4%
 - Power consumption lowered to 32.8%
 - 52.9% area overhead (RV32-IMCB Codasip L31 core)
- Benefits of high-level CodAL language for compact AI accelerator design:
 - Fast design space exploration
 - Less than 200 lines of convolution accelerator code
 - SDK support of custom instructions

