

# Accellera Overview

October 2025

Lu Dai | Accellera Chair




# Accellera Systems Initiative

## Our Mission

To provide a platform in which the electronics industry can collaborate to innovate and deliver global Electronic Design Automation and IP standards that improve design and verification productivity for today's advanced integrated circuits and embedded systems. In addition, we strive to promote the widespread adoption of these standards.




# The Accellera Ecosystem



Helping you bring all the pieces together



# Accellera Systems Initiative



# Broad Industry Support

## Corporate Members



## Associate Members



## Start-Up and University



# CDC Working Group and Accellera

## ■ Charter

- Define a standard CDC collateral specification to ease SoC integration
- Address incompatibility of collateral generated by different CDC verification tools

## ■ Scope

- Develop a standard format to capture CDC/RDC/Glitch intent
- Produce a formal Language Reference Manual (LRM)

## ■ History

- Holistic SoC-level CDC verification requires reconverge IP with SoC
- SoC teams can't reuse IP-level CDC collateral in the SoC environment if teams use different CDC tools
- Standardization of CDC collateral will bring significant benefits to product companies, IP design houses, EDA tool companies, and the entire ecosystem
- Accellera Board approved the official Working Group in December 2022

# Accellera and IEEE

- Accellera will release **10 standards for 10 years** under an extended IEEE Get program
- IEEE standards Access at No Charge
- More than **221,000 downloads** to date!



Download IEEE Standards

<http://ieeexplore.ieee.org/Xplore/home.jsp>

- or find links to specific standards at -

[www.accellera.org/downloads/ieee](http://www.accellera.org/downloads/ieee)



# Accellera Global Sponsors

## Thank you!

cadence®

SIEMENS

synopsys®

2025  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**EUROPE**

MUNICH, GERMANY  
OCTOBER 14-15, 2025

# CDC-RDC Standardization: Concepts & Status



Anupam Bakshi  
Aiyush Aggarwal  
Rahul Parashar  
Farhad Ahmed  
Abdelouahab Ayari  
Yassine Eben Aimine  
Jean-Christophe Brignone  
Ashish Soni  
Don Mills



Bill Gascoyne  
Jan Hayek  
John Selwyn Shimron Jebakumar  
Jebin Mohandas  
Chetan Choppali Sudarshan  
Suman Chalana  
Kranthi Pamarthi



Accellera CDC  
Working Group

# Presenters Bio

- **Yassine Eben Aimine**

- Yassine works currently as Product Architect for the Static and Formal verification division at Siemens EDA.
- Yassine has over 25 years of experience in the semiconductor industry mainly in EDA. Spanning several roles and domains in both RTL implementation and verification
- As part of Product Engineering at Siemens, Yassine has responsibility for aligning product roadmaps with latest industry trends by defining technical requirements for the static and formal tools
- Yassine holds an Engineering Diploma from the ENSET, Toulouse (France)



# Presenters Bio

- **John Selwyn Shimron Jebakumar**

- is currently a Principal Engineer leading Digital IP development and owning the RTL Sign-off Methodologies at Infineon Technologies AG from within the Central Engineering Group located in Dresden, Germany
- holds an M.Sc. in Microelectronics Systems Design from the University of Southampton (UK) and a B.E. in Electrical and Electronics Engineering from Anna University, Chennai (India)
- has 10+ years of experience working in Standard-cell, I/O, and Memory modeling; Digital IP design and automation; and RTL sign-off workflows
- contributes to the Accellera 'CDC/RDC' Working Group from within the Output Collateral and Training sub-groups



# Presenters Bio

- **Jean-Christophe Brignone**

- JC works currently as a Senior Member of the Technical Staff for the CDC-RDC Verification of RF & MPU SoC at STMicroelectronics in Grenoble (France), leading the Company level CDC-RDC Verification Methodology Working Group for tool-flow deployment
- He is a member of the Accellera Working Group "CDC", leading the "Training" subgroup & representing his Company as voter
- He has authored over 18 papers on static checks and Hierarchical flows, presented at industrial & scientific international conferences and won Best Paper awards
- Reaching more than 26 years of experience in the semiconductor industry as digital designer, he specializes in static & formal verification for 12 years
- He holds a Master degree in Microelectronics engineering from the University of Toulouse (France)



# Presenters Introduction

- **Yassine Eben Aimine**

- Product Architect for the Static and Formal verification division at Siemens EDA in UK
- 25+ years of experience
- Responsible in the Product Engineering at Siemens for aligning product roadmaps with latest industry trends

- **John Selwyn Shimron Jebakumar**

- Principal Engineer at Infineon Technologies AG in Dresden (Germany)
- 10+ years of experience
- owning the RTL Sign-off Methodologies at Infineon Technologies AG

- **Jean-Christophe Brignone**

- Senior Member of the Technical Staff at STMicroelectronics in Grenoble (France)
- 26+ years of experience
- Leading the CDC-RDC Verification Methodology Working Group at Company level

# Agenda

	Topic	Slide update/create	Presenter	Time
#0	Workshop introduction		Lu Dai	8m
#1	CDC-RDC			50m
	CDC-RDC Basic Knowledge	Bill Gascoyne (Blue Pearl), Jan Hayek (Bosch Sensor tec)	Yassine Eben Aimine (Siemens EDA)	8m
	Setup Constraints & Verification	Ping Yeung (Nvidia) Jebin Vijai (Intel)	Yassine Eben Aimine (Siemens EDA)	5m
	Structural CDC/RDC	Chetan Choppali Sudarshan (Marvell) Suman Chalana (Qualcomm)	Yassine Eben Aimine (Siemens EDA)	10m
	CDC Assertion-Based Verification	Kranthi Pamarthi (Renesas Electronics), Don Mills (ARM)	John Jebakumar (Infineon)	12m
	CDC-RDC Hierarchical Flow	Jean-Christophe Brignone, Ashish Soni (STMicroelectronics)	Jean-Christophe Brignone (ST)	5m
	Q & A			10m
#2	Accellera CDC WG			32m
	Standard	Iredamola Olopade, Jebin Vijai (Intel)	Jean-Christophe Brignone (ST)	3m
	Assertion	Kranthi Pamarthi (Renesas Electronics), Don Mills (ARM)	John Jebakumar (Infineon)	3m
	Output	Joachim Voges (Infineon), Devender Khari (Agnisys)	John Jebakumar (Infineon)	5m
	Testing	Farhad Ahmed (Siemens EDA), Suman Chalana (Qualcomm)	Jean-Christophe Brignone (ST)	3m
	Format	Devender Khari (Agnisys)	Jean-Christophe Brignone (ST)	3m
	Training	Jean-Christophe Brignone, Diana Kalel, Ashish Soni (ST)	Jean-Christophe Brignone (ST)	3m
	Call For Contribution	Jean-Christophe Brignone (ST), Anupam Bakshi (Agnisys)	Jean-Christophe Brignone (ST)	2m
	Q & A			10m


# 1.1 CDC-RDC Basic Knowledge:

# CDC-RDC Basic Knowledge:

- Synchronous vs. asynchronous clocks
- Problems related to Clock Domain Crossing (CDC)
- CDC Synchronization
- Problems related to Reset Domain Crossing (RDC)
- RDC Synchronization


# What is Clock Domain Crossing?

- What is a Clock Domain?
  - flip-flops with same clock (clock tree) or derived clocks sharing the same source
- Clock Domain Crossing
  - Data from one clock domain is captured (sampled) in another clock domain




# Why do CDCs need fixing?


- Metastability
  - **Timing violations** on registers resulting in an indeterminate state lasting long enough to violate **timing assumptions** of the following circuits  
... the coin decided too late / has not decided yet



(a) structure




(b) waveform




(c) Physical representation

# Why do CDCs need fixing?

- Loss of Data Coherency
  - The indeterminate state settles to a random value




(a) Structure




(b) Waveform

# Why do CDCs need fixing?

- Glitches
  - Multiple synchronized paths reconverge to cause unexpected momentary transitions




(a) Structure



(b) Waveform



# Synchronization

- With multiple bits, metastability is still addressed but data coherency is a problem!
  - If multiple bits change on the same cycle, the result of each bit is random
  - This synchronization works only if the data is “gray” (only one bit changes)





# More Complex Synchronization

- Handshake Protocol
- FIFO
  - Increased bandwidth
  - Throttling
  - Handles intermittent peaks of incoming data rate





# Asynchronous Reset Release

- In addition to setup- and hold-, DFF models also have **recovery-time**
  - Time between asynchronous Set/Reset release and clock when data and output are different
  - Violating recovery time is no different than violating setup/hold
- Possible to synchronize asynchronous reset on release edge only
  - Static analysis is sufficient to make this determination





# The Reset assertion RDC problem

- Paths passing from CLR to Q are usually not timing closed



- Using reset ordering




# 1.2 CDC Setup & Constraints

# CDC Setup & Constraints

- CDC Verification flow
- Setup constraints
- Challenges

# CDC Verification flow

- Design Compilation
  - Parameters, defines
  - SV packages, SV configuration, SV interfaces
- Setup Constraints
  - Clock, reset, and IO signals
  - Configuration: stable, constant inputs
- Structural CDC Check
  - CDC schemes validation and debugging
- Abstract Model Generation
- Dynamic/Formal CDC Verification
  - CDC constraints and protocols



# Setup Constraints

- The set of constraints used to guide CDC verification

- Clocks
- Resets
- Configuration signals
- Black boxes
- Primary inputs/outputs

Don't rely blindly on  
timing constraints




Reusing timing  
constraints is risky

- Pseudo-static signals
- Exclusive signals
- Gray coded buses
- Custom synchronizers
- False path

Clock groups for timing analysis  $\neq$  Clock groups for CDC analysis  
Signal paths waived for timing analysis  $\neq$  Signal paths waived for CDC analysis

# Challenge #1: Design Parameters


- Blocks/IPs have many parameters
  - Some used for design, performance, optimization
  - Some used for integration, mode
  - Some used for DFT, DFP, DFM, etc
- Most parameters will affect CDC results
- Some parameters may not affect CDC results
  - Data\_width, Addr\_width
  - RAM\_size
- The Abstract Model will become parameter-specific



Specifying design parameters is essential

# Challenge #2: Configuration Signals


- Blocks/IPs have many configuration signals
  - Some used for design, performance, optimization
  - Some used for integration, mode
  - Some used for DFT, DFP, DFM, etc
- Most configuration signals will affect CDC results
  - Clock select, gating signals
- The Abstract Model will become configuration-specific



Specifying constraints on configuration signals is essential

# Challenge #3: CDC Waivers

- Blocks/IPs have many CDC violations
  - Some are on the input signals
  - Some are on the output signals
- Some of the input violations can be waived
  - Pseudo-static input signals
  - Output signals
- Some of the input violations must not be waived
- The Abstract Model will become waiver-specific




## 1.3 Structural CDC/RDC


# Structural CDC/RDC

- Structural CDC
- User defined synchronization modules
- CDC constraints
- Reset Domain Crossings

# Structural CDC Analysis Process




# Structural CDC - Commonly Used Synchronization Schemes




Double-FF synchronizer

**CDC Component:**


- Disable automatic detection of the specific synchronizer type that you don't want the tool to recognize automatically.
- Declare your own scheme as user-defined synchronizer (before scheme detection)  
Eg: 2DFF cdc component



MUX synchronizer




Handshake synchronizer



FIFO synchronizer

# Structural CDC – User defined sync modules

- Double FF Synchronizer
  - Most design houses prefer to use their own CDC components
    - Disable automatic detection of the specific synchronizer type that you don't want the tool to recognize automatically
    - Declare your own scheme as user-defined synchronizer (before scheme detection)
  - Example: Use my own 2DFF only
    - Disable auto-detection of 2DFF
    - Declare your own module as 2DFF



# Structural CDC

- Various Signal Configurations possible for structural CDC Analysis
  - Constant
  - Static
  - Mutually exclusive / Gray code
  - Externally synchronized
  - CDC False paths
    - *Not recommended (avoid using it to mask real CDCs)*
- Purpose
  - Define signal behavior that can help to reduce CDC analysis noise
    - Exclude certain paths which may not have any standard synchronizer but safe for CDC
    - Helps to speed up CDC analysis

# Structural CDC


- CDC Constraints – Constant Declaration
  - It can be applied on a port or on an internal signal
  - A constant signal does not change in a given mode and hence does not cause a CDC issue
- Purpose
  - Define signal behavior that can help to reduce CDC analysis noise
    - Exclude certain paths which may not have any standard synchronizer but safe for CDC
    - Helps to speed up CDC analysis

# Structural CDC

- CDC Constraints – Static Declaration
  - Any signal that does not change while the destination is active
  - Same as quasi-static or pseudo-static
  - A static signal does not cause CDC issues because
    - The receiver clock is not active
    - The receiver is under reset

# Structural CDC


- CDC Constraints – Gray Coded Declaration
  - A bus can be specified as gray coded – Only one bit can toggle at a time
- CDC Constraints – Mutually Exclusive Toggle Declaration
  - A set of independent signals that can toggle only one at a time can be defined as mutually exclusive toggle
    - Helps in avoiding convergence violations



# Structural CDC

- CDC Constraints - Externally Synchronized
  - A block level input/output port can be declared as *externally synchronized*
    - Represents the output of a control synchronizer (2DFF/Edge/Pulse)
    - Can be used as the control path for complex synchronizers (MUX Synchronizer, Glitch Protector)
    - Helps in auto-detection of the above composite synchronization scheme types
- CDC Constraints - CDC False Path Declaration
  - CDC Checks can be disabled on certain paths by user-defined constraints
  - User can set a constraint to let the tool automatically identify a functionally false path and hence reports the path as a safe path


# Asynchronous Reset De-assertion



- Reset signal crossing from one clock domain to another
  - The asynchronous de-assertion of the reset signal at the destination flop can cause the signal to become metastable
  - Reset signals are required to be synchronized to destination domains for synchronous de-assertions

# Reset-Domain Crossing

- Asynchronous reset domains causes meta-stability
  - Contain registers whose resets are asserted asynchronously
  - Originate in one asynchronous reset domain
  - Sampled by register(s) in a different reset domain
  - Reset ordering of different resets in the design




# 1.4 CDC Assertions

# CDC Assertions

- Assertion Based Verification
- Overcoming Limitations

# Structural Verification vs Assertion



- **Structural CDC/RDC Verification** analyze the design structure. It doesn't analyze the design functionality. As long as the structure is valid, the verification pass.
- **Assertions** covers design functionality. They can be used in Dynamic Simulation and/or Formal Verification.

**Valid CDC/RDC =  
Correct Structure +  
Correct Functionality**

# A Simple CDC Example


## Correct structure:

There is a 2-DFF synchronizer between clock domains.

## Correct functionality:

Pulse width of `in1_i` must be wide enough to be sampled by `clk2_i`.

**Covered by Assertion**



# A Simple CDC Example: Pulse width check


mod0's collateral:

```
cdc_set_port in1_i
  -direction input
  -type data
  -logic internal_sync
  -associated_to_clocks clk2_i
```

Assertion property generated from the information

Example:

```
property pulse_width;
  @ (posedge clk2_i)
    $changed(in1_i) |=> $stable(in1_i) [*2];
endproperty
```



NOTE: The SVA here is just an example. It may vary in different EDA tools.

Reference:

Pragmatic Simulation-Based Verification of Clock Domain Crossing Signals and Jitter using SystemVerilog Assertions, Mark Litterick, Verilab, Munich, Germany

Standard for IP Abstraction for Clock and Reset Domain Crossing Integration draft proposal, Subject to change


# A Simple RDC Example

## Structure:

mod0 doesn't provide any RDC handling.

## Correct Functionality:

rstn2 must be already 0 or going to 0 when rstn1 is going to 0.



# A Simple RDC Example: Reset sequence

mod0's collateral:


```
cdc_set_port in_i
  -direction input
  -type data
  -associated to clocks clk_i
  -associated_to_reset rstn_i
```

Assertion property generated from the information

Example:


```
property reset_order;
  @ (negedge rstn1)
    (rstn2 === 1'b0);
endproperty
```

NOTE: The SVA here is just an example. It may vary in different EDA tools.



```
property reset_order_sync;
  @ (posedge clk)
    $fell(rstn1) |-> (rstn2 === 1'b0);
endproperty
```

# Assertion Clocking Concern



- Pulse width assertion pass
- But silicon fail as it is a false positive in RTL for this example

## Solution:

- Use fastest clock in the system shown on next slide

```
property pulse_width;  
  @ (posedge destination_clk)  
    $changed(source_signal) |=> $stable(source_signal) [*2]  
endproperty
```


Do not use this property as this misses the glitch on source\_signal

NOTE: The SVA here is just an example. It may vary in different EDA tools.

# Assertion Clocking Concern – Solution

## Solution:

- Use fastest clock in the system



- Pulse width assertion fail

- `Source_clk` is the fastest clock in this example.
- We can create a virtual faster clock depending on need.


```
property pulse_width(fast_clk,source_signal,N);
  @ (posedge fast_clk)
    $changed(source_signal)  |=> $stable(source_signal) [*N]
endproperty
```

$$N = \text{ceil}[2 * (\text{period of destination\_clk} / \text{period of fast\_clk})]$$

NOTE: The SVA here is just an example. It may vary in different EDA tools.


# SVA limitation: Black Box Complexity

The assertion is applied at the black box boundary, leading to complexity in some cases



Less complexity in this scenario:


1. Signal path delay due to physical implementation




Complexity in this scenario:

1. We might not know the synchronizer's structure since it is in the black box:
  - a. Number of DFFs
  - b. Active clock edges of each DFF
2. Signal path delay due to physical implementation

# SVA limitation: Physical Implementation




Failed silicon if we don't consider physical implementation up-front!




# 1.5 Hierarchical CDC/RDC


# CDC-RDC Hierarchical Flow



# CDC-RDC Hierarchical Flow



# Hierarchical Model Standardization



# 2.1 Accellera CDC Working Group

# Accellera CDC Working Group

- Presentation
- The five sub working groups
- Call for contribution

# What was the problem?

---

As we move from monolithic designs ... to IP/SOC with IPs sourced from a small/select providers ... to sourcing IPs globally (to create differentiated products) ...

---

We must maintain quality as we drive faster **time-to-market**

---

In areas where we have standards (SystemVerilog, OVM/UVM, LP/UPF), the integration is able to meet the above (**quality, speed**)


---

But in areas where we don't have standards (in this case, CDC), most options trade-off either quality, or time-to-market, or both :-(

---

Creating a standard for inter-operable collateral addresses this gap

# Accellera CDC WG initiative



Pre-WG launched Sep '22 to evaluate need. WG launched Jan '23

**154 members from 24 companies (as of Sept 23 '25)**

5 active sub-groups:

Output-Collateral, Format, Assertions, Testing, Training


V0.5 available for public review in April 2025



Ver	Focus	Timeline
v0.1	CDC	Oct 2023
v0.3	RDC & Assertions	July 2024
v0.5	Complexities & Extensions	April 2025
v1.0	Final LRM release	Nov 2025

Agnisys	AMD	Analog Devices	Apple	ARM	Arteris	Blue Pearl Solutions	Cadence
Google	Huawei	IBM	Infineon	Intel	Marvell	Microsoft	NVIDIA
NXP	Qualcomm	Renesas	Robert Bosch	Samsung	Siemens EDA	ST Microelectronics	Synopsys


# Achievements 2024

Jan	Feb	March	April	May	June	July	Aug	Sep	Oct	Nov	Dec
WG meeting	WG meeting	WG meeting	WG meeting	WG meeting		WG meeting	WG meeting	WG meeting	WG meeting	WG meeting	WG meeting
		LRM 0.2				LRM 0.3					LRM 0.4
		DVCON US					DVCON Japan	DVCON India	DVCON Europe		IP SoC Design conference Europe
											

# Achievements 2025

Jan	Feb	March	April	May	June	July	Aug	Sep	Oct	Nov	Dec
WG meeting	WG meeting	WG meeting	WG meeting	WG meeting	WG meting	WG meting	WG meting	WG meeting	WG meeting	WG meeting	LRM 1.0
					LRM 0.5			LRM 0.6			
			DVCON China			DAC US		DVCON Japan	DVCON India	DVCON Europe	

# The Five Sub Working Groups



## 2.2 Assertion Subgroup



# Assertion Subgroup Mission

- Goal

1. Produce Language Reference Manual (LRM) addendum for Assertions.
2. Enable all EDA vendors in developing tools that meet specification for generating System Verilog Assertions (SVA) along with collateral.
3. Enable Intellectual Property (IP) companies to generate SVA along with collateral using various vendors/tools.
4. Enable System On Chip (SOC) companies to consume generated SVA from any vendor/tool into their tool of choice.

# Assertion Subgroup


- Integration Scenarios under consideration:
  - Blackbox IP to Blackbox IP at SOC level.
  - SOC level glue logic to Blackbox IP.
  - Blackbox to SOC level glue logic.



# Assertion Subgroup

- LRM Clause 8 : SVA Requirements for black box CDC integrity verification

- 8.1 : Overview
- 8.2 : Sampling Edge Requirement
- 8.3 : Implementation Headroom for a Crossing
- 8.4 : Verification Clock for a Crossing
- 8.5 : Verification of Parameters
- 8.6 : Verification of Constant Signals
- 8.7 : Verification of Open Loop Crossing
- 8.8 : Verification of Closed Loop Crossing – Handshake
- 8.9 : Verification of Mutually Exclusive Buses
- 8.10 : Asynchronous FIFO
- 8.11 : Reset Domain Crossing



## 2.3 Output Collateral Subgroup

# Output Collateral Subgroup

Address most  
industry  
standard  
interfaces

Identify limitations  
and extensions for  
the attributes


Attributes for  
CDC/RDC block  
model

# Attributes Table in LRM v0.5

- Attributes split into domains
  - Indicated by the color

Domain	Attribute	Type	Values	Mandatory
module	name	string	{module name}	Yes
parameter	name	string	{parameter name}	Yes
parameter	value	range-list	{values}	Optional
parameter	type	defined set	{string, Boolean, number (hex, decimal, oct, binary)}	Optional
parameter	ignore	Boolean	{true, false}	Optional
port	name	string	{port name}	Yes
port	direction	defined set	{input, output, inout}	Yes
port	type	defined set	{data, clock, virtual_clock, async_reset, cdc_control, rdc_control, virtual_reset}	Yes
port	logic	defined set	{combo, buffer, inverter, glitch-free-combo, internal-sync}	Optional
port	cdc_data_from_clock	; separated list	{clock-names}	Optional
port	associated_from_clocks	; separated list	{clock-names}	Yes
port	associated_to_clocks	; separated list	{clock-names}	Optional
port	associated_inputs	; separated list	{ports}	Optional
port	associated_outputs	; separated list	{ports}	Optional
port	cdc_control	; separated list	{associated-ports}	Optional
port	polarity	defined set	{high, low, low_high}	Yes
port	ignore	defined set	{blocked, hanging}	Optional
port	cdc_static	; separated list	{clock-names}	Optional
port	constant	; separated list	{binary, hex, and of any length}	Optional
port	gray_coded	Boolean	{true, false:default}	Optional
port	clock_period	string	{clock period}	Optional
port	associated_from_reset	; separated list	{reset-names}	Optional
port	associated_to_reset	; separated list	{reset-names}	Optional
port	rdc_data_from_reset	; separated list	{reset-names}	Optional
port	rdc_data_to_reset	; separated list	{reset-names}	Optional
port	rdc_data_to_clock	; separated list	{clock-names}	Optional
port	rdc_clock_gate_location	defined set	{external or internal}	Optional
tool	name	string	{tool name}	Yes
tool	version	string	{tool Version}	Yes
design	version	string	{design milestone}	Optional
design	date	string	{collateral generation date}	Yes
design	username	string	{user/tool that generated the collateral}	Optional
design	description	string	{description}	Optional
set_cdc_clock_group	clocks	; separated list	{clock-names}	Yes
set_cdc_clock_group	name	string	{group-name}	Optional
set_reset_group	reset	; separated list	{clock-names}	Yes
set_reset_group	name	string	{group-name}	Optional

# Port Attribute Modelling



## example in Tcl-format for output interface

cdc\_set\_module mod0

cdc\_set\_port d2\_o

-type

-direction

**-associated\_from\_clock**

**-cdc\_control**

data

outp

clk2

cdc\_set\_port\_q2\_o

-type

## -direction

**-cdc\_data\_from\_clock**

-associate

**-associated\_outputs**

cdc

outp

cdc set port c2 o

-type

## -direction


**-associated\_from\_clock**

data

outp


# cdc\_set\_clock\_group (Tcl format)

1 domain




```
cdc_set_clock_group -name common_domain -clocks {ck gck0 gck1}
```

3 domains




```
cdc_set_clock_group -name domain_C -clocks {ck}  
cdc_set_clock_group -name domain_0 -clocks {gck0}  
cdc_set_clock_group -name domain_1 -clocks {gck1}
```

2 domains



```
cdc_set_clock_group -name small_domain -clocks {ck}  
cdc_set_clock_group -name large_domain -clocks {gck0 gck1}
```

2 clock  
branches



```
cdc_set_clock_group -name left_branch -clocks {ck gck0}  
cdc_set_clock_group -name right_branch -clocks {ck gck1}
```

compatibility sets:  
common members  
allowed

## 2.4 Testing Subgroup

# Testing Subgroup Mission


- **Goal**

1. **Evaluate** the set of Accellera CDC attributes and protocols for completeness using multiple tools from multiple vendors.
2. **Demonstrate** the use of the complete set of attributes and protocols as defined and formatted by other sub-groups.
3. **Provide RTL design examples** within which the defined attributes and protocols can be further qualified and evaluated
  - Review small examples provided in the latest LRM to create RTL test cases
  - Analyze the RTL test cases using various EDA tools
4. **Make the test cases available** for EDA vendors as first level QA testing

# 2.5 Format Subgroup


# Format Subgroup Mission

- **Goal:**
  - Determine exact format for domain specific language to capture the required attributes/data from input/output collaterals
- **Methodology:**
  - Evaluated different options like Excel, IP-XACT, TCL, JSON, etc.
  - Experimented with populating the formats to ascertain the ability to meet the requirement
  - Determined pros and cons for each option of format
  - The format should support easy translation to the formats of different EDA tools and vice-versa
- **Outcome:** CDC Workgroup voted for a combination of IP-XACT and TCL as the chosen format for CDC




# IP-XACT Format for CDC (1/4)

- The IP-XACT standard already captures some attributes related to clock and reset
- IP-XACT allows extending the standard using vendor extensions
- Vendor extensions for CDC are defined as Accellera Vendor extensions at different elements in the design hierarchy
- Top level elements for the Accellera vendor extensions for CDC are:
  - accellera:component
  - accellera:wire
  - accellera:componentInstance




# IP-XACT Format for CDC (2/4)

- accellera: wire is used to define an Accellera specific wire port extension, which contains the wire port CDC definition




- accellera-cdc:data
- accellera-cdc:clock
- accellera-cdc:asyncReset
- accellera-cdc:cdcControl
- accellera-cdc:rdcControl




# IP-XACT Format for CDC (3/4)

- When a port represents a data signal, all attributes required for CDC are captured in this extension
- Similarly, the schema is defined for asyncReset, cdcControl, and rdcControl



# IP-XACT Format for CDC (4/4)

- The extension `accellera-cdc:componentCDCDef` is defined to capture the clock groups of a component using the `accellera-cdc:clockGroup` extensions
- It contains references to clock ports or phantom ports (virtual clock) in addition to name, displayName, and description.



# TCL Format for CDC

- TCL Format for CDC specification is a set of API commands
- One cdc file per block/module
  - users specify the CDC attributes for ports of that module
  - users can also specify clock groups
- EDA tools should process the CDC specification in TCL format and generate corresponding IP-XACT collateral
- Similarly, there could be a requirement for generating TCL specification of CDC from IP-XACT

## API Commands

- **cdc\_set\_module** : indicates the block/module name for which cdc specification is being provided in a file
- **cdc\_set\_port** : sets attributes of a port
- **cdc\_set\_clock\_group** : set clock groups of synchronous clocks
- **cdc\_set\_param** : defines parameters within the scope of a module

## 2.6 Training Subgroup

# Training Subgroup Mission

- **Goal**

1. **Raising awareness of the importance of defining a standard CDC-RDC model**
2. **Provide generic documentation** to let the CDC-RDC IP model user understand :
  - 1.1 CDC-RDC basic knowledge
  - 1.2 List of attributes & definition (related to IP CDC-RDC features/properties) as defined and agreed by the main CDC WG
3. Presentation of the **hierarchical flow**
  - 2.1 tool dependency issue
  - 2.2 necessity to create an inter operational CDC-RDC model
4. Inter operational CDC-RDC model **integration manual**

# Conferences

- Accellera CDC WG work promotion through conferences
  - Past/current conferences
    - DVCON Europe 2023, 2024, 2025
    - DVCON US 2024, 2025
    - DVCON Japan 2024, 2025
    - DVCON India 2024, 2025
    - IP-SoC Design Reuse conference Europe 2024
    - DVCON China 2025
    - DAC 2025
    - DVCON Taiwan 2025
  - Targeted conferences (To Be Confirmed)
    - DVCON Japan / India / Europe / Taiwan 2026
    - IP-SoC Design Reuse conference Europe 2025
    - DATE 2026
    - VLSI 2026
    - DAC 2026
    - DVCON China 2026




## 2.7 Call For Contribution

# Language Reference Manual (LRM)


**Version 0.5 of the CDC LRM has been released for public review on 14 April 2025**

- [CDC 0.5 Public Review Draft 2025.04.14](#)
- Download the CDC Draft Standard 0.5: <https://bit.ly/3tdwMpe>
- Forum: <https://bit.ly/42vYdb4>



# Call for Contribution !


## Accellera CDC Working Group



<https://workspace.accellera.org/wg/CDC>

# Call for Contribution !

## Accellera CDC Working Group



The screenshot shows a software interface for the Accellera CDC Working Group. At the top, there is a header with a user icon and the text "Clock Domain Crossing Working Group". Below the header is a navigation bar with several items: "Dashboard" (highlighted in yellow), "News", "Documents", "Discussions", "Wiki", "Calendar", "Voting", and "Tasks".



[accellera.org/activities/working-groups/clock-domain-crossing](https://accellera.org/activities/working-groups/clock-domain-crossing)

Non-Accellera members can join and  
provide feedback on the standard:  
[forums.accellera.org](https://forums.accellera.org)



# Questions?