ZUZZ DESIGN AND VERIFICATION™ DVCDDN CONFERENCE AND EXHIBITION

#### UNITED STATES

# Building a Comprehensive Hardware Security Methodology

Anders Nordstrom & Jagadish Nayak

Tortuga Logic Inc.








Source: NIST/MITRE 12/2020

#### Exponential Growth in Hardware Vulnerabilities

#### Why?

- Security increasingly supported in hardware
  - Mistakes can introduce severe vulnerabilities
- Complex interaction between security hardware and firmware/software
  - Thorough system-level verification is a challenge
- Architectural vulnerabilities allow remote exploit
  - Dramatic increase of attack surface and scale








#### The Increasing Business Impact of Hardware Vulnerabilities






#### The Increasing Business Impact of Hardware Vulnerabilities





### System Security Built on Abstractions







# Key Components of a Proactive Security Program

#### **Not Just an Engineering Problem**








#### Hardware Security— Easy in Concept, Difficult in Practice

#### **Security Requirements**


#### **Security Verification**

#### **Security Signoff**

Define comprehensive security requirements & compile into compact, verifiable properties



Establish an automated and scalable process to verify all security properties throughout development



Identify security issues early to successfully and cost-effectively remediate them before tape-out








## Radix Provides a Complete Verification Solution

#### **Security Requirements**

#### **Security Verification**

#### **Security Signoff**

Apply CWE-based methodology to define requirements and compile into Radix Rules



Build security monitor and cosimulate/co-emulate frequently with design RTL




Identify security issues early to successfully and cost-effectively remediate them before tape-out

Tim	ne (ps)	41469900	41489900	41509900 41510000
aes_ins ctrl1/ctrl			<b>~~~</b>	
	DESIGN1: NO_KEY_LEAK >	1		
	Time(s	622	350n 400n 450n 500n 550n	n 692n 652n 710h 752n 802n 853h 999h 952h :
	Time(s cl	622	hinder and the second second	
	Time(s cli Encrypted_Ke	622 0 70007000700070007000700070007000700	hinder and the second second	
	Time(s cll Encrypted_Key Key_or_Date	622 0 70007000700070007000700070007000700		
	Time(s cil Encrypted_Ke Key_or_Dat pDecrypt_inst/data_templ	622     0     70C070C070C070C070C070C070C070C070C0	1000000000000000000000000000000000	10.1 [0000000000000000000000000000000000
	Time(s cit Encrypted_Ke; Key_or_Dat: pDecrypt_instidata_temp1 pDecrypt_instidata_temp1	622     62     7360700070007000700070007000700070007000	PO000000000000000000000000000     PO0000000000	1, 100000000000000000000000000000000000
	Time(s cill Encrypted_Ke; Key_or_Dat; pDecrypt_instidata_tempi; pDecrypt_instidata_tempi; pDecrypt_instidata_tempi;	622           0           7000700700070007000700070007000           1           1190468900B6A905AF66485EF08F9- B000B10842762252EE9668827D1CTC           435023CBA821963A6555552708AF2D3	1000000000000000000000000000000000000	10.00000000000000000000000000000000000
	Time(s ctl Encrypted_Key pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi	622         7000700000000000000000000000000000000	CODODDODODDODODODODODODODODODODODODO	10.10000000000000000000000000000000000
	Time(s cl Encrypted_Ke; Key_or_Dat pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi pDecrypt_inst/data_tempi	622         0           90070500700070007000700070007000         1           1119046000000000000000000000000000000000	00000000000000000000000000000000000000	112 Concorrection 113 Concorrection 114 Concorrec
	Time(s cl Encrypted_Ke; key_cr_buk pDecrypt_inst/data_temp) pDecrypt_inst/data_temp) pDecrypt_inst/data_temp) pDecrypt_inst/data_temp) pDecrypt_inst/data_temp)	622 0 786076607860786078607860786078607 1115464890086849849464155470879 405098109487782532898466882701 3453724782532894688245655577084720 345372440884454746884543 5258866484610474421058468543 805402219704148170048058486543	CONCOMPOSITION     CONCOMPO	10 10000000000000000000000000000000000
	Time(s d) Encrypted, Ker, pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi	622 0 7000716007060736073607360736073607 1 1 1 1175408908064958764435107159 05061034762232169668270107 43593250821964084555407570 5258062496154451766884769827 5258025495195414817676485486543 105402231976141817676485486543	10000000000000000000000000000000000000	11 00000000000000000000000000000000000
	Time(s d) Encrypted, Ker, pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi pDecrypt_instidiata, tempi	622 0 786076607860786078607860786078607 1115464890086849849464155470879 405098109487782532898466882701 3453724782532894688245655577084720 345372440884454746884543 5258866484610474421058468543 805402219704148170048058486543	10000000000000000000000000000000000000	10.10000000000000000000000000000000000





### **Deriving Security Requirements**



Threat modeling identifies attacker, capabilities, possible gains, how to attack It bounds security requirements and helps identifying

- 1. Assets and the costs/consequences if not protected
- 2. Security objectives for Assets
- 3. What are the protections and attack surface






# Standard Security Objectives: The CIA Triad

#### <u>Security requirements</u> defined using the following concepts:

- **Confidentiality:** Protection of an asset/information from disclosure to unauthorized entities
- **Integrity:** Protection of an asset against malicious modification or tampering by unauthorized entities
- Availability: System remains responsive in the presence of an adversary






## Leverage CWE for Security Requirements

• Choose CWEs Relevant to Threat Model



- Weakness Database (CWE) Assists through:
  - Asset Characterization
    - CWE organized by common hardware elements
  - Modeling Attackers and Threats
    - CWE provides insight into what typically goes wrong
  - Selecting Mitigations
    - Common consequences and potential mitigations listed



#### **CWE Hardware View**

https://cwe.mitre.org/data/definitions/1194.html





# Easy Expression of Security Verification Rules

Security Requirements




**Security Rules** 



- Security Requirements identify Security Objectives for Assets
- Radix Rules specify illegal information flows for Assets

Security requirements are concerned with the **flow of information** between places in the design with different levels of trust




(information modification)





### Information Flow Analysis

# Automated Tracking of Secret Assets



#### **Hybrid Security Analysis**

#### Combines **power of symbolic analysis**

- Independent of values of secret assets
- Tracked through logical and sequential transformations

#### With the scalability of simulation/emulation

- Applicable on all design levels: block, subsystem, SoC
- · Handles software combined with hardware

#### Addresses security verification limitations


- Formal methods scalability, expert knowledge
- SVA and UVM based simulation expressiveness, coverage





## Anatomy of a Basic Radix Security Rule

{ Source Signal Set } =/=>
{ Destination Signal Set }



#### Scope of Security Model (Monitor)

Must contain source and destination

#### • Source:

• Which design signals should information be tracked from?

#### • Destination:

- Which design signals should information not flow to?
- Rule **fails** if source information reaches destination






### Example of Developing Radix Rules

#### 1. Define Security Requirement

- i. Identify Secure Asset efuse key
- ii. Identify Attack Surface/Boundary jtag ports
- iii. Identify *Conditions* when security policy is relevant- in debug mode



#### 2. Security Requirement

• "The eFuse key must not be accessed via the JTAG when DUT is in debug mode"


#### 3. Radix Rules

a. Confidentiality: dut.secure\_efuse.key when (dut.debug\_mode == 1) =/=> dut.jtag.\$all\_outputs
b. Integrity: dut.jtag.\$all inputs when (dut.debug mode == 1) =/=> dut.secure efuse





# **Radix Verification Flow**








# Detecting Vulnerabilities as Design Evolves

Re-running security rules catches additional vulnerabilities introduced as the design evolves and can detect problems in the system software stack







SoC

Security Model

# Arm SoC Demo

How to Use Radix to identify Security Vulnerabilities

Jagadish Nayak








### ARM Cortex-M3 SoC Design for IoT Applications

- Key Components
  - Cortex-M3 Processor
  - AHB Interconnect
  - APB Bridge to Peripherals
  - Flash and several SRAMs
- Security Features
  - Privileged execution mode
  - Memory Protection Unit
  - Peripheral lock bits






### Common Mistakes Make Secure Assets Vulnerable

Secure Assets




- Secure area in SRAM2
- Common Mistakes
  - System integration misconfigurations
  - User Level Software access due to programming errors






### TRNG Confidentiality/Integrity Information Flow







#### TRNG Confidentiality/Integrity Information Flow







#### SIGN AND VERIFICATION IFERENCE AND EXHIBITION NITED STATES


#### Steps to Create the Security Requirement

- 1. Identify the Asset
  - TRNG
- 2. Determine the Security Objective
  - Confidentiality and Integrity
- 3. Identify the Protection Mechanism
  - Unprivileged SW is blocked from accessing the TRNG by Lock Bit

#### **Security Requirement**


"TRNG peripheral cannot be read/written in unprivileged mode"








#### Security Requirement ---> Abstract Security Rule








#### Instantiating Radix Security Rule with RTL Signals Confidentiality Rule







### Instantiating Radix Security Rule with RTL Signals Integrity Rule




(u\_mps2\_peripherals\_wrapper.u\_beetle\_peripherals\_fpga\_subsystem.u\_trng.rng\_engine \_i.rng\_top\_i.trng\_top\_i.trng\_reg\_file\_i.sample\_cnt1));

> Destination: TRNG Register











### Generate the Security Monitor

#### Security Monitor Generation Script

// File: security.script
set\_project failing\_rule
set\_top\_language systemverilog

read -f m3.f
set\_top m3ds\_user\_partition =
elaborate

read\_assertions security\_rules.as
export\_security\_package
quit

#### **Generate Security Monitor**

Project setup

**Design Files** 

Security Rule

radixs shell -s security.script

Security Monitor Generation


Security Monitor Scope





# Compile and Run with the Security Monitor










# Radix S/M Verification Flow







### Radix Security Rule Failed

Simulation Log file output

[RADIX] Security property assertion\_TRNG\_CONF is tagging information flow from rule sources at time (966000)

]	RADIX]	-FAIL-	Security	property	assertion	TRNG_CONF	failed	at	time	1010600	9	Occurred	(1)	time(s)
1	RADIX]	-FAIL-	Security	property	assertion	TRNG_CONF	failed	at	time	1010840	-	Occurred	(2)	time(s)
E	RADIX]	-FAIL-	Security	property	assertion	TRNG_CONF	failed	at	time	1039320	÷	Occurred	(3)	time(s)
			$\sim$							$\mathcal{I} \rightarrow \mathcal{I}$				

[RADIX] Total failures for security property <assertion TRNG CONF>: (8)


Next Step: Analyze the Failure with dump data







### Path View




Tracks the flow of information from source to destination through time in hierarchy of the design






### Secure Asset View (SAV)







#### Waveform View



Tracks the flow of information through signals in the design, shading in red the secure information for easy debug





### **TRNG Decoder Bug**

Incorrect connection when generating cc\_psel signal


);

- 1. psel\_valid\_o depends on
   secure\_i and paddr\_i
- 2. Access allowed: psel\_valid\_o == 1 IF secure\_i == 0 AND paddr\_i == TRNG address
- 3. secure\_i incorrectly tied to 0, should have been connected to lock bit in control register
- 4. TRNG can now be accessed (read and written) in all modes including unprivileged mode

```
m3ds_apb_decoder # (.ADDR_WIDTH(12) )
u_beetle_apb_decoder_trng (
    // Inputs
    .psel_i (TRNGPSEL_i),
    .paddr_i (TRNGPADDR_i),
    .penable_i (TRNGPENABLE_i),
    .pprot_i(TRNGPPROT_i),
    .secure_i (1'b0), // Lock bit not connected to control register
    .pready_i (1'b1),
    // Outputs
    .psel_valid_o (psel_valid_trng), //decoded psel to TRNG cc_psel
    .penable_valid_o (penable_valid_trng),//decoded penable to TRNG
    .pready o (TRNGPREADY o)
```




### SRAM2 Integrity Information flow







# SRAM2 Integrity Information flow







#### ESIGN AND VERIFICATION DIFFERENCE AND EXHIBITIC DIFFERENCE AND EXHIBITIC

#### Steps to Create the Security Requirement

- 1. Identify the Asset
  - SRAM2
- 2. Determine the Security Objective
  - Integrity
- 3. Identify the Protection Mechanism
  - FW programs the MPU for read only access by unprivileged SW


#### **Security Requirement**

"SRAM2 protected range must not be written by unprivileged SW"

Asset

**Objective: Integrity** 

Protection Boundary







### Converting Security Requirement to Abstract Security Rule

**Security Requirement** 

"SRAM2 protected range must not be written by unprivileged SW










# Radix S/M Verification Flow







### Radix Security Rule Failed

Simulation Log file output

[RADIX] Security property assertion\_MPU\_SRAM2\_WR is tagging information flow from rule sources at time (1205880)

[RADIX] -FAIL- Security property assertion\_MPU\_SRAM2\_WR failed at time 1206000 - Occurred (1) time(s)

[RADIX] Total failures for security property <assertion\_MPU\_SRAM2\_WR>: (1)


#### Next Step: Analyze the Failure with dump data







### Waveform View of Failure



Waveform View tracks the flow of information through signals in the design, shading in red the secure information for easy debug





### SRAM Integrity Rule: Firmware Analysis

// Original Firmware

// Configure region 3 to cover CPU 32KB SRAM2 (Non-Shared, Normal, Not Exec, nPriv RO)

MPU->RBAR = 0x20010000 | REGION\_Valid | 3; MPU->RASR = REGION\_Enabled | NOT\_EXEC | NORMAL | REGION\_32K | FULL\_ACCESS; Error: Should be NPRIV\_RO

#### - Fix the Firmware, Recompile and Rerun

MPU->RASR = REGION\_Enabled | NOT\_EXEC | NORMAL | REGION\_32K | NPRIV\_RO;


#### - Note: Security Monitor not recreated as RTL does not change





# SRAM Integrity: Comparing Failing and Passing Test

#### Failing Test with Firmware Bug



Time(ps)	1205920797ps 📑	1205800000ps	1205900	000ps	120600000ps	1206100000ps	1206200000	os 1	206300000ps	1206400000ps	1206500000ps	1206600000ps	1206700000ps
CPU0HCLK													
u_iot_top/hwrites	1												
u_iot_top/SRAM2WREN	0	0											
u_iot_top/haddrs	20014000	0000000	20000	20014000	(00000000)	(0000000)	(2000F.	.)(2000)(20	00F)(2000F.	.)(2000F)(2000F)(200	0F)(2000F)(00000	(0000000	
u_iot_top/htranss	0	0	)2	0	(o	χo	(2	(3)(2	)(з		χo	)(o	
TDI	1												
u_iot_top/SRAM2CS	0					Pass: After FW fix							
						write request to							
					SF	AM2 is not made	by						
						Arm Core							





### Demo Summary

- Radix Flow
  - Easily fits into existing simulation verification environments
  - Automated and repeatable security process
- Radix Rule
  - Completely captures security requirements
- Radix Debug Analysis Views
  - Information Flow Technology efficiently identifies root cause of vulnerability
- Radix Detects Security Violations
  - TRNG example: Hardware incorrectly grounds lock bit allows access in unprivileged mode
  - SRAM2 example: Firmware incorrectly programs MPU allows access to secure memory in unprivileged mode
  - These security bugs are hard to find using traditional functional verification tools





# Questions



