



# Getting Beyond ISA Compliance: Advanced Core/SoC Verification for RISC-V and other Beasts

# DVCon 2023 Workshop Adnan Hamid, CTO, Breker Verification Systems

### Agenda



- RISC-V Core and SoC Verification Challenges
- AI Planning Algorithm Techniques for RISC-V Test Synthesis
- RISC-V Ariane/CVA6 Core & OpenPiton SoC
- RISC-V Core Integrity Test Synthesis
- RISC-V SoC Integrity Test Synthesis
- Conclusion

# **RISC-V Core and SoC Verification Challenges**

### A Look At RISC-V



- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
  - $\,\circ\,$  Arm spends \$150M per year on 10^{15} verification cycles per core
  - $\,\circ\,$  Hard for RISC-V development group to achieve this same quality
  - $\,\circ\,$  Lots of applications expands verification requirements
  - Requires automation, reuse and other new thinking



### **RISC-V Verification Challenges**

- Processors are hard to verify
  - Consider Arm and Intel verification investments
- Automation is the answer
  - Number of diversified test generators, etc.
- RISC-V special requirements
  - $\,\circ\,\,$  Custom instruction verification
  - Compliance assurance
  - Broad range of architectures
- Different processors have different needs
  - Embedded cores
  - Processor clusters
  - Application processors



### Suggested RISC-V verification "stack"



### **RISC-V Core vs SoC Verification Challenges**







### **RISC-V Core Verification Challenges**

### **RISC-V SoC Verification Challenges**

System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types

© Breker Verification Systems, Inc. All rights reserved.

### **Test Content Is The Number 1 Issue**





Largest Functional Verification Challenge

Source: Wilson Research 2022

### How can we improve this? Encapsulated, reusable, portable test libraries?

### **System Verification Tasks**





**Breker SystemVIP Portfolio** 

#### SVIPs for Core Integrity

- **Register Hazards** •
- Load/Store

٠ •••

- Core Cache Coherency •
- ٠ Core Interrupts

#### SVIPs for SoC Integrity

- SoC Cache Coherency
- Memory Ordering
- Power Management
- System Interrupts

• ...



- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- •••



#### SVIPs for Firmware Integrity

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing

#### ٠ ...

Firmware

\* \*

VIP thench

**CPU Cores** 



2 P-Mesh

OpenPiton

Traffic Sha

L2 5120it line 4 way, 6 %

ISCT NOC2 N



### **Enabling Modern Methodologies**



© Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidential

### Do I Haaafta... ? What is the Business Risk ?





# ... how could the system possibly break?

### I've verified every block to exhaustion...



Why Breker ?





Breker Coherency TrekApp



### Breker SoC TrekApps



### Breker RISC-V FastApps



# Al Planning Algorithm Techniques for RISC-V Test Synthesis

## Test Suite Synthesis... Analogous to Logic Synthesis



© Breker Verification Systems, Inc. All rights reserved.

# **Constrained Random vs AI Planning Algorithm Synthesis**





Design black box, shotgun tests to search for key state Low probability of finding complex bug Starts with key state and intelligently works backward through space Deep sequential, optimized test discovers complex corner-cases



### White Paper Discussing AI Planning Algorithm Test Generation on Breker Website

# Digital Camera Application: Single Test Example



BREKER

### **Digital Camera Application: Multiple tests**





# Tasks and Resource Scheduling

- Breker patented scheduling synthesis interleaves tests across resources
- Multi-memory scheduling and allocation uncovers complex SoC bugs
- Provides comprehensive SoC and UVM verification coverage, bug hunting









© Breker Verification Systems, Inc. All rights reserved.

### **Software Driven Verification Flow**



- Comprehensive tests synthesized from easy to understand spec to find corner-cases
- System services & apps save time, complexity: Memory mngt, hw/sw interface
- Verification, debug, profiling transparent across simulation & emulation (including Hybrid)





### Synthesizing High-level Test Debug Info





## Synthesizing 3D Coverage Analysis





© Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidential

### Synthesized Benchmarks & Performance Profiling

- © Breker Verification Systems, Inc. All rights reserved.

- Pre-simulation scheduling updated with post simulation temporal detail
- Test timing combined with scheduling synthesis tests for critical paths and bottlenecks
- Tracks unexpected timing at SoC level otherwise hard to find





# RISC-V Ariane/CVA6 Core & OpenPiton SoC

### Ariane/CVA6 Core and OpenPiton SoC





### Ariane/CVA6 Core

### OpenPiton SoC

© Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidential

# **RISC-V Core Integrity Test Synthesis**

### **RISC-V Ariane/CVA6 Core Verification Objectives**





### **RISC-V Ariane/CVA6 Core "Verification Plan"**



Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
Conditionals and Branches	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops

Breker RISC-V Core-Integrity SystemVIP



### **RISC-V Compatibility Tests Model + Synthesized Test**



### **RISC-V Compatibility Tests Run & Timing Back-Annotation**



sims -sys=manycore -ariane -vlt\_run -x\_tiles=1 -y\_tiles=1 -asm\_diag\_root=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpion/xly1-all -rtt\_timesout=000000000 - sim\_run\_args=+TREK\_TBX\_FILE=all.tbx all.c

sims: uname is Linux centos6 5.15.90.1-microsoft-standard-WSL2 #1 SMP Fri Jan 27 02:56:13 UTC 2023 x86\_64 4 GNU/Linux sims: version 2.0 sims: dv\_root /tools/vendors/RISCV/openpiton/piton sims: model\_dir /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpiton/x1y1-all INF0(155750): trek: starting with +TREK\_TBX\_FILE=all.tbx INF0(155750): trek: info: Breker TrekBox-1.2.26 (c) Breker Verification Systems www.brekersystems.com INF0(155750): trek: info: Generating file: /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuit 1y1-all/all.tdb

000000000fd690c L15 TILE0: NoCl credit: 8 NoCl reserved credit: 0 TILE0 Pipeline: \* X X Stage 1 status: Operation: L15\_REQTYPE\_IFILL TILE0 S1 Address: 0xfff1010000 L15\_MON\_END

00000000000060600 L15 TILE0: NoCl credit: 7 NoCl reserved credit: 0 TILE0 Pipeline: X \* X Stage 2 status: Operation: L15\_REQTYPE\_IFILL TILE0 52 Address: 0xfff1010000 TILE0 52 Cache index: 0



## **RISC-V Compatibility Tests Path Coverage**



trek: info: analyzing coverage...
trek: info: total hits:25 total paths:870 reachable paths:870 satisfied paths:25



Breker Systems Confidential

### **RISC-V Core Verification Planning Strategies**





© Breker Verification Systems, Inc. All rights reserved.

### **RISC-V Register Hazards Model**





### **RISC-V Register Hazards Failure Debug**



ms -sys=manycore -ariane -vlt\_run -x\_tiles=1 -y\_tiles=1 -asm\_diag\_root=/mnt/dev\_data/work/git/worktrees/dev1/trek5/b uild/dev/testsuite/openpiton/x1y1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openp iton/xly1-all -rtl\_timeout=10000000 -sim\_run\_args=+max\_cycle=1500000 \_sim\_run\_args=+TREK\_TBX\_FILE=all.tbx all.c Simulation Script for OpenPiton Modified by Princeton University on June 9th, 2015 sims: sims: TrekDebug 1.2.26: reg1@centos6 - 0 × sims: Simulation Script for OpenSPARC T1 <u>File Tests ⊻iew Preferences Select Window</u> Copyright (c) 2001-2006 Sun Microsystems, Inc. sims: All rights reserved. sims: 🖺 🕶 🔄 🔍 😂 🔘 🔎 🔎 😒 🐻 🗛 🏹 🗛 🛛 24788750 🔿 🧢 🛛 Find: in regl.c \* 🔺 🕨 🗌 Match Case sims: ==== sims: start\_time Thu Mar 2 11:59:35 PST 2023 Memory Map ☑ ➤ Memory Values d) sims: running on centos6 sims: uname is Linux centos6 5.15.90.1-microsoft-standard-WSL2 #1 SMP Fri Jan 27 02:56:13 UTC 20 hart 0 checkRegVal.7 trek\_mem\_mem+0x38 (0x8 bytes) 4 GNU/Linux Before sims: version 2.0 то 0x00000000: 0fa05ee3 19542960 sims: dv\_root /tools/vendors/RISCV/openpiton/piton sims: model\_dir /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpiton/x1y1-a rv64iRandAdd.1 After INFO(155750): trek: Starting with +TREK\_TBX\_FILE=all.tbx 0x0000000: 0000000 0000000 INFO(155750): trek: info: Breker TrekBox-1.2.26 (c) Breker Verification Systems www.brekersystem INFO(155750): trek: info: Generating file: /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev 1v1-all/all.tdb liRandAdd.2 INFO(155750): trek: info: random seed: 0x7438c1bb INF0(155750): trek: info: \*\*\*\* Start of Test \*\*\*\* Reset complete 64iRandAdd.3 Info: Qsel value(0) Info: cpx request 1 Info: cpx request 0 rv64iRandAdd.4 [OB sending to tile X: 0 Y: 0 raw tileid 0000000 .6607500 TILE0 L1.5 th0: Received PCX\_PCX\_REQTYPE\_IFILL Addr 0xfff1010000, nc 1, size 3, inval , l1way 0 64iRandAdd.6 Data: 0x00000000000000000 CSM HDID: 0, HD\_SIZE: 0, SDID: 0, LSID: 0 rv64iRandAdd.7 CSM Data: 0x000000000 v64iRandAdd.8 0000000000fd690c L15 TILE0: NoCl credit: 8 rv 64iR and Add. 9 NoCl reserved credit: 0 TILEO Pipeline: \* X X Stage 1 status: Operation: L15\_REQTYPE\_IFILL Test Source ាខ 64iRandAdd.10 TILE0 S1 Address: 0xfff1010000 IO Task checkRegVal.7 L15 MON END // checkRegVal.7 rv64iRandAdd.11 trek c2t event(0, 0x33); // [event:0x33 agent:hart 0 thread:T 0000000000fd6b00 L15 TILE0: /\* tbx: trek message("Begin checkRegVal.7"); \*/ NoCl credit: 7 rv64iRandAdd.12 NoCl reserved credit: 0 trek c2t arg(0, trek read64(trek mem mem+0x00000038)); TILEO Pipeline: X \* X heckRegVal.7 Stage 2 status: Operation: L15\_REQTYPE\_IFILL trek c2t event(0, 0x34); // [event:0x34 agent:hart 0 thread TILE0 S2 Address: 0xfff1010000 TILE0 S2 Cache index: 0 v64iRandAdd.13 trek c2t event(0, 0x35); // [event:0x35 agent:hart 0 thread:T /\* tbx: trek message("End checkRegVal.7"); \*/ trek write32 shared(0x14, trek hart 0 T0 state); break: emory locations of checkRegVal.7

Test Idle

### **RISCV Memory Hazards: Timing Back-Annotation**



6 X

Test Idle

ms -sys=manycore -ariane -vlt\_run -x\_tiles=1 -y\_tiles=1 -asm\_diag\_root=/mnt/dev\_data/work/git/worktrees/dev1/trek5/b≧ uild/dev/testsuite/openpiton/x1y1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openp iton/xly1-all -rtl\_timeout=10000000 -sim\_run\_args=+max\_cycle=1500000 -sim\_run\_args=+TREK\_TBX\_FILE=all.tbx all.c Simulation Script for OpenPiton Modified by Princeton University on June 9th, 2015 TrekDebug 1.2.26: workload@centos6 sims: Simulation Script for OpenSPARC T1 Copyright (c) 2001-2006 Sun Microsystems, Inc. File Tests View Preferences Select Window All rights reserved. sims: ==== 🖺 🕶 🗒 🕄 😂 🔘 👂 👂 🐯 🐻 🛛 🗛 🖓 29986750 🔿 😓 🛛 Find: in workload.c 🛛 🔻 🔹 🕨 🗌 Match Case sims: start\_time Thu Mar 2 11:59:35 PST 2023 sims: running on centos6 Memory Map sims: uname is Linux centos6 5.15.90.1-microsoft-standard-WSL2 #1 SMP Fri Jan 27 02 тет 4 GNU/Linux hart 0 sims: version 2.0 sims: dv\_root /tools/vendors/RISCV/openpiton/piton то T1 sims: model\_dir /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/ope INFO(155750): trek: Starting with +TREK\_TBX\_FILE=all.tbx INFO(155750): trek: info: Breker TrekBox-1.2.26 (c) Breker Verification Systems www Check.2 INFO(155750): trek: info: Generating file: /mnt/dev\_data/work/git/worktrees/dev1/tr 1v1-all/all.tdb INFO(155750): trek: info: random seed: 0x7438c1bb doCheck 3 INF0(155750): trek: info: \*\*\*\* Start of Test \*\*\*\* Reset complete Info: Qsel value(0) Info: cpx request 1 Info: cpx request 0 Doing IOB stuff - got values: 00017000 0000000 0000000<u>00000000 00010001</u> [OB sending to tile X: 0 Y: 0 doCheck raw tileid 0000000 doCheck.8 .6607500 TILE0 L1.5 th0: Received PCX PCX REQTYPE IFILL Addr 0xfff1010000, nc 1, l1way 0 loCheck.11 Data: 0x00000000000000000 CSM HDID: 0, HD\_SIZE: 0, SDID: 0, LSID: 0 oCheck. CSM Data: 0x000000000 doCheck.10 0000000000fd690c L15 TILE0: doCheck.12 NoCl credit: 8 NoCl reserved credit: 0 doCheck.14 TILEO Pipeline: \* X X Stage 1 status: Operation: L15\_REQTYPE\_IFILL Test Source loCheck.13 TILE0 S1 Address: 0xfff1010000 L15 MON END doCheck.7 doCheck.15 // doCheck.7 000000000fd6b00 L15 TILE0: trek c2t event(1, 0x54); // [event:0x54 agent:hart 0 thread:T1 instance:doCheck.7] doCheck.16 NoCl credit: 7 /\* tbx: trek message("Begin doCheck.7"); \*/ NoCl reserved credit: 0 // pss top.workload.doCheck with 0x2 block(s) of size 0xc3 bytes doCheck.17 TILEO Pipeline: X \* X doCheck.20 // trek check memory block frontdoor(trek mem mem+0x00000828, trek mem mem+0x000009b8, 0xc3) begin Stage 2 status: Operation: L15 REQTYPE IFILL doCheck.18 trek write32(0, trek mem mem+0x000009b4); TILE0 S2 Address: 0xfff1010000 doCheck.23 trek write64(0xffff0000ffffULL, trek mem mem+0x000009b8); TILE0 S2 Cache index: 0 doCheck.21 trek write32\_shared(0xf, trek\_hart\_0\_T1\_state); doCopy.21 oCheck.24 case (0xf): { // Memory block slice 0x400 doCheck.22 trek compute checksum frontdoor(0, 1, doCheck.25 (trek uint8 t\*)trek mem mem+0x00000828 + trek read32(trek mem mem+0x000009b (trek uint8 t\*)trek mem mem+0x000009b8, doCheck.2 0xc3 ); // trek check memory block frontdoor(trek mem mem+0x00000828, trek mem mem+0x000009b8, 0xc3) end oCheck.2 if (trek read32(trek mem mem+0x000009b8) != 0x3647063d) { trek c2t arg(1, trek read32(trek mem mem+0x000009b8)); // [event:0x55 agent:hart 0 thread:T1 instance:doCheck.7] trek c2t event(1, 0x55); /\* tbx: trek check memory block frontdoor(trek mem mem+0x00000828. <195 bytes: 56403d36...e2d1f54d>):

Memory locations of doCheck.7

© Breker Verification Systems, Inc. All rights reserved.

sims: sims:

sims:

sims:

#### Breker Systems Confidential

# **RISC-V SoC Integrity Test Synthesis**

### **RISC-V OpenPiton SoC Verification Objectives**





### **RISC-V OpenPiton SoC "Verification Plan"**



Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core execution	Concurrent operations on fabric and memory
Memory ordering	For weakly order memory protocols
Atomic operation	Across all memory types
System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling

Breker RISC-V SoC-Integrity SystemVIP



- End-to-End use cases
- Early Firmware Testing
- Performance-Power Profiling



#### © Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidential

## Modular, Configurable and Extendable Building Blocks





## **Coherency Oriented Test Generation**



- "One Address, Many Data"
- Start with end state, work backwards to find transition scenario



### **RISC-V SoC Coherency Test Synthesis**



- 🗷 🗒 🔍 💋 🖉 🖉	🦻 🖻 🖬 🗛 🚺	A the model of the second seco	
hart_0	hart_1	Memory Map     ØØ     Memory Values     ØØ     uniteDia 0 tech am meniorE0 (or 0 teta)	
то	то	Owners Willest. 9 (rek_mem_mem+0.50 (0x0 bytes)) 0x00000000: 5deb7686 0e5bce5f	
checkBlk.1	multiOp.1	writesik.9 trek_mem_mem+Uxia3ba8 (UX8 bytes) Before Dreder46 D7876231	
checkBlk.7	flushBlk.1		
writeBlk.1	writeBlk.7		rahaa
flushBlk.6	flushBlk.2	iviembry Scor	leboa
checkBlk.8	writeBlk.2		
flushBlk.3	flushBlk.7		
checkBlk.9	writeBlk.3		
checkBlk.2	flushBlk.8		
writeBlk.10	flushBlk.4		_
checkBlk.3	checkBlk.10	Address targets	5
writeBlk.4	multiOp.2	capacity evictic	วท
writeBlk.8	checkBlk.4	Test Source	
writeBlk.5	checkBlk.11	// writeBlk.9	
writeBlk.9	checkBlk.5	<pre>trek_write32_shared(0x1e, trek_hart_0_T0_state); }</pre>	
writeBlk.6	flushBlk.9	<pre>case (0x1e): { // wait for checkBlk.11     if (trek_read32_shared(trek_hart_1_T0_state) &lt; 0x1a) break;</pre>	
writeBlk.11	checkBlk.6	<pre>trek c2t_event(0, 0x23);</pre>	
multiOp.3	flushBlk.5	// memAllocHash index: 0x8ee size: 0x8 bytes alignment:8 @trek_mem_mem+0x001a3ba8 // pss_top.moesiStates.EXCLUSIVE_to_MODIFIED_8_i / pss_top.opSet20pBlks.single0p / pss_top.memBlk	
multiOp.5	checkBlk.12	<pre>// trek_copy_memory_block(trek_mem_mem+0x060000050, trek_mem_mem+0x001a3ba8, 0x8) trek_write64(trek_read64(trek_mem_mem+0x0000050), trek_mem_mem+0x001a3ba8);</pre>	
multiOp.6	flushBlk.10	<pre>trek_c2t_event(0, 0x24); // [event:0x24 agent:hart_0 thread:T0 instance:writeBlk.9] /* tbx: trek_message("End writeBlk.9"); */</pre>	
writeBlk.12	multiOp.4	trek_write32_shared(0x1f, trek_hart_0_T0_state); break; Transition State	I
checkBlk.16	writeBlk.13		
writeBlk.14	multiOp.7		



### **RISC-V SoC Coherency Timing Back-Annotation**



sys=manycore -ariane -vlt\_run -x\_tiles=1 -y\_tiles=1 -asm\_diag\_root=/mnt/dev\_data/work/git/worktrees/dev1/trek5/b uild/dev/testsuite/openpiton/x1y1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openp iton/x1y1-all -rtl\_timeout=10000000 -sim\_run\_args=+max\_cycle=1500000 -sim\_run\_args=+TREK\_TBX\_FILE=all.tbx all.c

sims:

sims:

GNU/Linux

l1way 0

15 MON END



### **RISC-V SoC Coherency Scenario Coverage**





### Efficacy of System-Integrity Testing using the RISC-V TrekApp



BREKER

### **RISC-V SoC Atomics : Timing Back Annotation**



uild/dev/testsuite/openpiton/x1y1-all -model\_dir=/mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openp iton/xlyl-all -rtl\_timeout=10000000 -sim\_run\_args=+max\_cycle=1500000 -sim\_run\_args=+TREK\_TBX\_FILE=all.tbx\_all.c Simulation Script for OpenPiton sims: Modified by Princeton University on June 9th, 2015 sims sims: TrekDebug 1.2.26: atomics@centos6 \_ × Simulation Script for OpenSPARC T1 <u>File Tests View Preferences Select Window</u> Copyright (c) 2001-2006 Sun Microsystems, Inc All rights reserved. 🖺 🗸 📓 🖳 💋 🕖 🔎 🔎 🚼 🐻 🕂 🗛 🛛 25482250 🔿 😓 🛛 Find: in atomics.c 🛛 🔻 🔺 🕨 🗌 Match Case sims: start\_time Thu Mar 2 11:59:35 PST 2023 Memory Map ⊘ ⋈ Memory Values sims: running on centos6 ims: uname is Linux centos6 5.15.90.1-microsoft-standard-WSL2 #1 SMP Fri Jan 27 02:56:13 <u>UTC 2023 x86 64 x86 64 x86 6</u> omicsCheck.3 atomicsCheck.10 trek\_mem\_mem+0x18 (0x4 bytes) GNU/Linux 0x00000000: 3ace82b9 sims: version 2.0 ims: dv\_root /tools/vendors/RISCV/openpiton/piton CLR4.8 sims: model\_dir /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpiton/x1y1-all atomicsCheck.5 INFO(155750): trek: Starting with +TREK\_TBX\_FILE=all.tbx [NF0(155750): trek: info: Breker TrekBox-1.2.26 (c) Breker Verification Systems www.brekersystems.com INFO(155750): trek: info: Generating file: /mnt/dev\_data/work/git/worktrees/dev1/trek5/build/dev/testsuite/openpiton/x 1v1-all/all.tdb [NFO(155750): trek: info: random seed: 0x7438c1bb INF0(155750): trek: info: \*\*\*\* Start of Test \*\*\*\* Reset complete [nfo: Qsel value(0] Info: cpx request 1 nfo: cpx request 0 OB sending to ti trek uint32 t \*ptr = (trek uint32 t\*)(trek mem mem+0x00000018); raw tileid 000 5607500 TILEO L (void) atomic fetch xor(ptr, 0x85b4574f, ATOMIC SEQ CST); trek uint32 t \*ptr = (trek uint32 t\*)(trek mem mem+0x00000018);llway 0 Data: 0x0000 (void) atomic fetch xor(ptr, 0x1d1b128d, ATOMIC SEQ CST); CSM HDTD: sCheck.12 CSM Data: 0x00 } 000000000fd690c L15 TILE0 х. NoCl credit: 8 NoCl reserved credit: 0 TILEO Pipeline: \* X X atomicsCheck 13 Stage 1 status: Operation: L15\_REQTYPE\_IFILL TILE0 S1 Address: 0xfff1010000 Test Source ര 15 MON END IO Task atomicsCheck.10 // atomicsCheck.10 000000000fd6b00 L15 TILE0: SET8 3 trek\_write32\_shared(0x1a, trek\_hart\_0\_T0\_state); NoCl credit: 7 NoCl reserved credit: 0 case (0x1a): { // wait for XOR4.3 TILEO Pipeline: X \* X Stage 2 status: Operation: L15 REQTYPE IFILL if (trek read32\_shared(trek\_hart\_1\_T0\_state) < 0x1a) break;</pre> TILE0 S2 Address: 0xfff1010000 trek c2t event(0, 0x24); // [event:0x24 agent:hart 0 thread:T0 insta TILE0 S2 Cache index: 0 /\* tbx: trek message("Begin atomicsCheck.10"): \*/ atomicsCheck.17 if (trek read32(trek mem mem+0x00000018) != 0xb982ce3a) { // trek check32() trek c2t arg(0, trek read32(trek mem mem+0x00000018)); atomicsCheck.14 trek c2t event(0, 0x25); // [event:0x25 agent:hart 0 thread:T0 ins /\* tbx: trek check32(0xb982ce3a, trek mem mem+0x00000018); \*/ trek c2t event(0, 0x26); // [event:0x26 agent:hart 0 thread:T0 insta /\* tbx: trek message("End atomicsCheck.10"); \*/ trek write32 shared(0x1b, trek hart 0 T0 state); break;

Memory locations of atomicsCheck.10

Test Idle

# **RISC-V SoC Memory Ordering: Dekker Algorithm**



- Assume initial state A=0 , B=0
- The Dekker Algorithm States
   core 0: ST A, 1; MEM\_BARRIER; LD B
   core 1: ST B, 1; MEM\_BARRIER; LD A
   error iff ( A == 0 && B == 0 )
- This is a test for a weakly ordered memory system

 Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent



Core 0	Core 1	Core 2	Core 3
ST A	ST B	ST C	ST D
LD B	LD C	LD D	LD A

- Error if all loads see initial value
- Dekker randomized for all memories, operation sizes, load/store sources

# **RISC-V SoC Memory Ordering: Timing Back-Annotation**





emory locations of dekkerOp.6

Test Idle

# Conclusion

### Power Management TrekApp





- TrekApp uses state table to turn SM into multi-transition graph
- Overlay power domain reset tests onto functional tests
- Works with other SM scenarios, e.g. Boot Rom verification

AutoServe 🔍 🖬 🕤	c) =				IBM_stopTests	- Excel				Leigh Brady 🗇	- D	×					
File Home Insert Page			Неф Ωте								Le s	hare					
												_					
																pono tren	Tuntante
A	R	C	D	F	F	6	н	1		K I	M N						
FromState	ToState	ActionGoal	ActionArg1	ActionArg2	ActionArgEnum3	ActionAre4	ActionArg5	CheckGoal	CheckArgEnumA	CheckAreB							1
CORE RUNNING	BEGINSCOPE STOP ENTRY	driveSTOP	-	0 0xF		4	1000					11					
BEGINSCOPE_STOP_ENTRY	SE_QUIESCE_CORE_INTF							checkMark	BEGINSCOPE_STOP_ENTRY	0						-	
SE_QUIESCE_CORE_INTF	SE_STOP_CORE_CLKS							checkMark	SE_QUIESCE_CORE_INTF	0						X	Tententer
SE_STOP_CORE_CLKS	SE_STOP_CORE_GRID							checkMark	SE_STOP_CORE_CLKS	0			1	/			10.00 perfect and respondent
SE_STOP_CORE_GRID	SE_STOP2_DONE	driveIRQ		0 0x3	SPECIAL_WKUP		200	checkMark	SE_STOP_CORE_GRID	0		11//	1	//	mail (		
SE_STOP2_DONE	SE_ISO_BEGIN							checkMark	SE_STOP2_DONE	0		1///		// >		powerter	ief, pril
SE_ISO_BEGIN	STOP_SPWU_HANDLER							checkMark	SE_ISO_BEGIN	0		V / I		///	200		
STOP_SPWU_HANDLER	SE_ISO_END							checkMark	STOP_SPWU_HANDLER	0		N/		1 1/2			
SE_ISO_END	ENDSCOPE_STOP_ENTRY							checkMark	SE_ISO_END	0							
ENDSCOPE_STOP_ENTRY	BEGINSCOPE_STOP_EXIT							checkMark	ENDSCOPE_STOP_ENTRY	0				-)~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	000		
BEGINSCOPE_STOP_EXIT	SX_STARTCLOCKS							checkMark	BEGINSCOPE_STOP_ENT	0		XAT	and the second s		- H		
SX_STARTCLOCKS	SX_STARTCLOCKS_ALIGN							checkMark	SX_STARTCLOCKS	0		nn	1	Xt	11		
SX_STARTCLOCKS_ALIGN	SX_STARTCLOCKS_REGION							checkMark	SX_STARTCLOCKS_ALIGN	0			/	$\langle \rangle$			] /
SX_STARTCLOCKS_REGION	SX_STARTCLOCKS_DONE							checkMark	SX_STARTCLOCKS_REGION	0		1 X \	1/		101		//
SX_STARTCLOCKS_DONE	ENDSCOPE_STOP_EXIT							checkMark	SX_STARTCLOCKS_DONE	0			X				
ENDSCOPE_STOP_ENT	CORE_RUNNING							checkMark	ENDSCOPE_STOP_EXIT	0		$1 \times$					
													1			Somere and Star	
Ston2Simple Str	ndSimple StondFarbWakeup	0									_		1			VX	
, stopestriple sto	propagation and propagation and propagation	T					4						A			-X/	
eady Calculate										II I	+ 102		X				
													1-1				
													-				- /
													/				/
												7	/				/
																	/
																	/

### Security TrekApp





- Security TrekApp in limited production with key customer cooperation
- Allows vulnerabilities to be derived from correct operation graph
- Works with multi-stage pipeline SoC, also could operate on protected key/register scenario and SoC protected regions

### **Push-Button Breker SystemVIP Library** A Comprehensive, Automated Health Check for SoCs





### SoC Integrity TrekApp Library

- The Coherency TrekApp verifies cache and system-level coherency in a multiprocessor SoC
- The *Power Management TrekApp* automates power domain switching verification
- The *Security TrekApp* automates testing of hardware access rules for HRoT fabrics
- The *Networking & Interface TrekApp* automates packet generation, CXL, UCIe interface tests
- The *SoC Toolkit TrekApp* series of tests for typical sources of bugs across Arm and RISC-V SoCs

#### **Other TrekApps**

- The *RISC-V Core TrekApp* provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The *Firmware TrekApp* early testing of firmware without a processor model
- The *End-to-end IP TrekApp* IP test sets ported from UVM to SoC

### **CVA6 Hardware Test:** Next phase test hardware with same content





### **RISC-V System Integrity**





"Working with Breker to develop the RISC-V TrekApp over the past year has been very rewarding. As RISC-V adoption continues to grow, support from design tool providers like Breker is key to accelerating time to market and assuring SoC quality."

Mohit Gupta, vice president and general manager of the SiFive IP business unit.

"After an extensive evaluation, we choose Breker's System Coherency TrekApp to help to ensure our design's coherency. The TrekApp offers ease to use and extremely fast setup and covers broad aspect of verification from simple workload to complex scenarios that includes Dekker and Atomics tests. Its flexible scaling will scale with us as we go from verifying the coherency of a few CPUs to hundreds of CPUs, matching our needs now and for our future RISC-V solution offerings."

JianYing Peng, CEO of Nuclei System Technology.



# **Thank You For Listening**

For more information: Go to BrekerSystems.com Email: info@BrekerSystems.com

