CONFERENCE AND EXHIBITION

UNITED STATES

BatchSolve: A Divide and Conquer Approach to Solving the Memory Ordering Problem

Debarshi Chatterjee, Ismet Bayraktaroglu, Nikhil Sathe, Kavya Shagrithaya, Siddhanth Dhodhi, Spandan Kachhadiya





Memory Ordering Problem

- Given the Issue Order of MemOps, can we find a Global Order that satisfies all the Ordering Rules?
- Notion of Global Order: To an external observer, the MemOps appear to happen in this Order.
- Ordering Rules
 - Memory Consistency Models
 - Deadlock Avoidance Rules
 - Micro-Architectural Specifications

Execution 1	: Legal	
SRC1	SRC2	
ST ₁ (A)X	LD ₁ (A)X	Issue Order
ST ₂ (A)Y	LD ₂ (A)Y	
GO: ST ₁ , LD ₁ , GO: ST ₂ , LD ₂ , Execution 2	$ST_2, LD_2 \square$, $ST_1, LD_1 \square$: Illegal	\sum
SRC1	SRC2	
ST ₁ (A)X	LD ₁ (A)Y	
ST ₂ (A)Y	LD ₂ (A)X	issue Order

GO: ST_1 , LD_2 , ST_2 , LD_1 GO: ST_2 , LD_1 , ST_1 , LD_2

Example Ordering Rule: MemOps from same source must appear in GO in the same order as the appear in issue order





Prior Work

- Naïve Approaches
- Point of Serialization Snooping (POSS)
 - Basic Idea: Get hints from RTL to obtain GO
 - Pros: Good Coverage, Linear Time Complexity
 - Cons: Portability, Dev. & maintenance cost
- TSO Tool [Hangal et al., ISCA 2004]
 - Assumption: Unique store Data
 - Basic Idea: Construct Graph and check for cycles
 - Pros: Reasonably good coverage, Polynomial Time Complexity
 - Cons: Random atomics, not amenable to arbitrary ordering rules





Edge Color Coding Blue : Issue Order Dep. Edges Green : Observed Dep. Edges Orange: Inferred Edges





Issue Order

Motivation and High-Level Idea

- Need an ordering checking scheme with following:
 - Portable (Horizontal and Vertical Re-use)
 - Low Cost (Low Dev. And maintenance Effort; Immune to Arch. changes)
 - Flexible (Amenable to various ordering rules PCIE, NVLink, other Link based rules)
- BatchSolve High Level Idea:
 - Specify Ordering Rules as high-level SV constraints
 - Formulate the problem so that SV solver can handle it
 - How do we address scalability issues? Stimulus Batching





BATS – Integration into UVM Architecture







BATS – Stimulus Batching







Stimulus Batching - Continued

	lssue-Time	SRC	MemOp	Sector-0	Sector-1	Sector-2	Sector-3	Count	STATE	Batch-num
	T1	SRC1	Wr1	Wr1-C0	Wr1-C1	Wr1-C2		1	EMPTY	0
	T2	SRC1	Rd1	Rd1-C0	Rd1-C1			2	EMPTY	0
	Т3	SRC2	Wr2	Wr2-C0	Wr2-C1	Wr2-C2	Wr2-C3	3	EMPTY	0
	T4	SRC2	Wr3		Wr3-C0	Wr3-C1	Wr3-C2	4	EMPTY	0
	Т5	SRC2	Rd2	Rd2-C0	Rd2-C1	Rd2-C2	Rd2-C3	5	EMPTY	0
	Т6	SRC1	Rd3	Rd3-C0	Rd3-C1	Rd3-C2	Rd3-C3	6	EMPTY	0
2	Т7	SRC1	Wr4	Wr4-C0	Wr4-C1	Wr4-C2		7	EMPTY	0
Spaced Read	T8	SRC2	Wr5	Wr5-C0	Wr5-C1	Wr5-C2	Wr5-C3	8	EMPTY	0
	19	SRC2	Rd4	Rd4-C0	Rd4-C1	Rd4-C2		9	A-FULL	0
	T10> T9 + Δ	SRC1	Rd5	Rd5-C0	Rd5-C1	Rd5-C2	Rd5-C3	10	FULL	0
	T11 > T10 + Δ	SRC1	Wr6		Wr6-C0	Wr6-C1	Wr6-C2	1	EMPTY	1
	T12	SRC2	Wr7	Wr7-C0	Wr7-C1			2	EMPTY	1





SV Solver – Sample Input

MemOp at issued at		SRC	UID	MemOp	Sector-0	Read Da	ta Rcvd	Byte Enat	le	Write Dat	a
T4 on SRC2 is omitted because it does not have a child to sector0 for which ordering is							Byte-1	Byte0	Byte1	Byte0	Byte1
	0	-		Dummy Ir	nit Wr			1	1	11	12
being tested	T1	SRC1	1	Wr1	Wr1-C0			1	1	X1	X2
	Т2	SRC1	2	Rd1	Rd1-C0	X3	X4	1	1		
	T3	SRC2	3	Wr2	Wr2-C0			1	1	X3	X4
	T5	SRC2	4	Rd2	Rd2-C0	X3	X4	1	1		
	Т6	SRC1	5	Rd3	Rd3-C0	X7	X4	1	1		
	T7	SRC1	6	Wr4	Wr4-C0			1	1	X5	X6
	Т8	SRC2	7	Wr5	Wr5-C0			1	0	X7	X8
	Т9	SRC2	8	Rd4	Rd4-C0	X5	X6	1	1		
	T10	SRC1	9	Rd5	Rd5-C0	X5	X6	1	1		





SV Solver – Sample Output









Inside the Solver - 2







Inside the Solver - 3







Inside the Solver - 4







BatchSolve – Advanced Topics

- Atomic Handling
 - Replace Function calls with explicit SV constraints
- Barrier Handling
 - Using "Rules" determine which MemOps should be ordered before the Barrier and which should be ordered after it (some MemOps can be neither)
 - Remove the Barrier and draw edges from every MemOp in $\rm S_{before}$ to every MemOp in $\rm S_{after}$
 - These edges are created in pre_randomize and introduced as constraints to the SV solver



Sample Rule: *Reads issued after membar-ack from same or different source (as that of membar) must be ordered after the membar*





EDA Playground Demo Links

- Link to simple DEMO (Reads/Writes/Atomics)
 - <u>https://www.edaplayground.com/x/rXKN</u>
 - Example of an execution for which GO exists and one for which it does not
- Link to advanced DEMO (Barrier Handling)
 - https://www.edaplayground.com/x/DsUc
 - Examples of legal and illegal execution with barrier





Results

	POSS	BATS
Init Develop	80 weeks	8-weeks
effort		
Maintenance	80 weeks	0-1 weeks (not
effort per		including debug)
project(estimat		
e)		
Porting effort to	Not portable	1 week (assuming
other UVM TB	easily	TB has some score
		boarding)







Conclusion and Future Work

- BATS Pros
 - Low Development Cost
 - Low Maintenance Cost
 - Easily Portable
 - Easy to specify ordering rules as high level SV constraints
- BATS Cons
 - Slight Coverage loss due to Batching
 - Slight increase in runtime
- Future Work
 - Can a re-formulation such as convex relaxation allow to increase Batch-Size?





Thank you!



