

# **Automating information retrieval from EDA**

software reports using effective parsing algorithms

Manish Bhati Siemens EDA, manish.bhati@siemens.com



## INTRODUCTION

VLSI design has many stages of development right from requirement to final implementation in ASIC or FPGA. All these stages entail many EDA software where these software produce results in the form of reports. These reports have meaningful information to be extracted. Generally, these reports are structured, and engineers extract information through scripts. The most common way of extracting useful information is through the usage of regular expressions to find the desired patterns in the report/data files. Regular expressions help to a certain degree in extracting the patterns, but a robust parsing scheme is always required to extract the data.

Parsing algorithms are very specific to computer science especially in the field of compiler design. We can leverage parsing algorithms to parse the EDA tool reports. Also, sometimes the EDA tool require input data in some specific format like CSV. Consider an example where a verification team keeps its register initialization information in a proprietary format. To convert this data into CSV we may require parsing the proprietary format data. Engineers often face these challenges of data migration and hence a need for effectively parsing the data is inevitable.

## **PARSING PRIMER**

We will introduce some basic concepts which are required to create a grammar for a structured data. Parsing process is two stage process as shown below.



**Tokenizer** also called as lexer groups characters to produce a stream of representations also called as tokens.



Parsers can be coded in some language or generated through automation by some language agnostic tool like [1]. We will use [1] to automatically generate a parser saving lot of time. We will show an example of a Reset Tree expression generated by Questa RDC tool and will see that one can leverage this information to do meaningful tasks like AI/ML to extract more information.

**Parser** will do Syntactic Analysis of the grammar and produce a syntax tree.

Abstract Syntax Tree

**Grammar** is a set of restrictions on the alphabet (set of characters) for a specific language (set of strings). Formally grammar is a tuple of four elements.

G = (N, T, P, S) where

S -> a X	"ab"
X -> b	S -> a X -> ab
Grammar	Parsing of "ab'

T:- Terminals e.g. {a,b} S:- Starting Symbol from first production e.g. S P:- Productions also called as rules e.g. S->aX N:- non terminals or variables {S, X}

#### A language-agnostic parser generator

There are many online parser generators. We have chosen 'Syntax' [1] as our main parser generator tool. Syntax is language agnostic when it comes to parser generation. The same grammar can be used for parser generation in different languages. Currently Syntax supports JavaScript, Python, PHP, Ruby, C#, Rust, and Java. The target language is determined by the output file extension. [1]

Syntax supports Yacc/Bison and JSON notations to define the grammars. Syntax also supports several LR parsing modes: LR(0), SLR(1), LALR(1), CLR(1) as well LL(1) mode. More details on this can be found at [2].

LR (Left Recursive) parsing, and its most practical version, the LALR(1), is widely used RL 532: ✓ Reset signals: Signal: top.blk\_1.blk\_2.po\_rst\_n<top.blk\_1.blk\_2.po\_rst\_n:A,L><top.blk\_1.blk\_2.po\_rst\_n:Se,A,L> in automatically generated parsers. For out representation we will be using LALR(1). Register: top.blk 1.blk 3.blk 4.blk 5.rst msk<top.blk 1.blk 9.blk 4.blk 8.int w:Se,A,H> Non-reset signals: Following command was used to generate the AST. "test.bnf" is our grammar file and Register: top.blk 1.reg 1.q reset by <top.blk 1.blk 3.blk 4.blk 8.as por[0]:U,A,H> Register: top.blk\_clkgen.blk\_6.blk\_7.reg\_2.out reset by <top.blk\_clkgen.blk\_6.lvl\_shift.iso\_cell\_2.iso\_out:A,L> Register: top.blk clkgen.blk 6.blk 7.reg 3 reset by <top.blk 1.blk 3.blk 4.blk 8.rst a[0]:U,A,L> "test.lt" is our actual data to be parsed. Register: top.blk\_clkgen.blk\_6.blk\_7.reg\_4.out reset by <top.blk\_clkgen.blk\_6.lvl\_shift.iso\_cell.iso\_out:A,L> Register: top.blk clkgen.blk 6.blk 7.sig 1 reset by <top.blk 1.blk 3.blk 4.blk 8.rst a[0]:U,A,L> [mbhati]\$ syntax-cli --grammar grammar/test.bnf --mode LALR1 --file \_\_tests\_\_/test.lt Expression: [(top.blk\_1.reg\_1.q ? (top.blk\_1.blk\_2.po\_rst\_n & ({19'b11111111111111111,((top.blk clkgen.blk 6.blk 7.reg 2.out To generate the parser in Python language following command was used && top.blk clkgen.blk 6.blk 7.reg 3) || (top.blk clkgen.blk\_6.blk\_7.reg\_4.out [mbhati]\$ syntax-cli --grammar grammar/test.bnf --mode LALR1 -o my\_parser.py && top.blk clkgen.blk 6.blk 7.sig 1))} & ({19'b11111111111111111,((top.blk clkgen.blk 6.blk 7.reg 2.out The generated python file can be now used as a plugin in our main python file. && top.blk clkgen.blk 6.blk 7.reg 3) || (top.blk\_clkgen.blk\_6.blk\_7.reg\_4.out && top.blk clkgen.blk 6.blk 7.sig 1))} 

#### **An Example Data from Tool Report**

Consider the following data section from an RDC run report which depicts a lot about reset. There is inferred inferred a new reset domain an top.blk\_1.blk\_3.blk\_4.blk\_5.sig\_17[3].set created, and the report also lists the expression responsible for this. The information contains three sections., viz Reset Signals, Non-Reset Signals and Expression. One can parse this information to create a data for further processing of this information. This information can also be used to do an automated root cause analysis on extra inferred reset domains. This is one such use case, but possibilities are endless.

#### **Grammar and Abstract Syntax Tree (JSON Data)**

Tokenizer and Grammar for Parsing Reset Signal and Non-Reset signals data

1 //		
2 // Lexical grammar		
3		
4 %lex		
5		
<u>6</u> %%		
7 \s+	/*Skip	the whitespaces
8 \bSignal\b	return	'SIGNAL'
9 \bRegister\b	return	'SIGNAL'
10 \bReset\b\s+\bsignals\b	return	'RESETSIGNALS'
11 \bNon\b\-\breset\b\s+\bsignals\b	return	'NONRESETSIGNAL
12 \breset\b\s+\bby\b	return	'RESETBY'
13 (\bA\b \bS\b \bL\b \bH\b \bU\b \bI\b \bSe\b \bRe\b)	return	'ATTR'
14 [A-Za-z0-9 \.\[\]]+	return	'SIGNALIDENTIFI

4 ~~~	"type": "Reset Expression Data",
5 StatementList	"body": [
6 : Statements	{
7   StatementList Statements	"type": "Reset Signals", "body": r
8	body": [ /
9	{ "tupo": "Signol"
10 Statements	Lype : Signal , "bodu"- /
14 · DocotSignalc	uouy . "tune"- "Pocot Signal"
II . NESELSIYIIdis	"ual"· "ton blk 1 blk 2 no rst n"
12   Nonkesetsignais	"tree": [
13 ;	{
14	"tupe": "Tree Signal",
15 ResetSignals	"val": "top.blk 1.blk 2.po rst n",
16 : RESETSIGNALS ':' SignalOrRegisterList	"atrributes": [
17 ;	"A",
18	"L"
19 NonResetSignals	_ ]
20 : NONRÉSETSIGNALS ':' SinnalOrRenisterlist	},
1 ·	{ "tupe", "Tupe Signal"
	"type": "Iree Signal", "wal": "top blk 1 blk 2 po wet p"
22 SignalOwDogistowlist	val : LUP.DIK_I.DIK_Z.PU_PSL_N , "ateributes". [
o signatorKeyisterList	מנוודהתרבאיר ב
24 : Kesetsignallist	"A".
/5   KegisterList	", "L"
26 ;	1
27	}
28 RegisterList	]
29 : RegisterSignal	}
80   RegisterList RegisterSignal	},
31	
32	,
33 RegisterSignal	{ "tupe": "Non-Poset Signals"
W · RECISTER '·' Signal	type : non-keset signais , "bodu" - r
15 , 14	'tupe": "Signal"
)U 17 DecetSignallist	"body": {
or neseligiidilist	"val": "top.blk_1.reg_1.q",
38 : Kesetsignal	"resetby": [
39   ResetSignalList ResetSignal	{
¥0 ;	"type": "Tree Signal",
41	"val": "top.blk_1.blk_3.blk_4.blk_8.as_por[0]",
42 ResetSignal	"atrributes": [
43 : SIGNAL ':' Signal	"0", "0"
44 <b>;</b>	H , 
45	"
46 Signal	}
47 : SIGNALIDENTIFIER RESETRY ResetDomainlist	, l
18   SIGNALINENTIFIER Recethormainlict	}
o · · · · · · · · · · · · · · · · · · ·	},
τ <b>ε ,</b>	{
70 74 Decembra - 1 i - 1	"type": "Signal",
a ResecvomainList	"body": {
52 : ResetDomain	"val": "top.blk_clkgen.blk_6.blk_7.reg_2.out",
53   ResetDomainList ResetDomain	"resetby": [
54 ;	{ "tupo": "Iroo Signol"
55	Lype : Tree Stylid1", "Hal": "top blk clkgop blk 6 jul chift ico coll 9 ico out"
56 ResetDomain	var . cup.urk_crkgen.urk_0.1v1_SHITC.1SU_CETT_2.1SU_UUC , "atrributes"· C
; '<' SIGNALIDENTIFIER ':' AttributeList '>'	"A".
58 :	", "L"
59	1
6 Attributel ist	}
1 · Ottributo	1
on . nttribute	}
DZ   MITTDULELISE , MITTDULE	},
)ð ;	
j4	
5 Attribute	1
ió : ATTR	}

Abstract Syntax Tree Created (Shown for some signals only)

## Conclusion

We have tried to show how a complex structured data can be easily parsed using a properly designed grammar. We used 'Syntax' a language-agnostic parser generator which can generate parser code in the language of choice. With the grammar created we can create abstract syntax tree. Our AST simply contains the reset signal data in JSON format. JSON is a popular data format and can be easily parsed using language APIs.

In this experiment we were data mining deep reset inferences which were hard to identify in schematic and hard to manually refer the reports. The JSON representation of the data can help in doing machine learning and finding the root cause of too many reset inferences.

Parsers can also be hand coded but using an automated parser generator is a faster method to create a parser.



[1] GIT Repository for Syntax, <u>https://github.com/DmitrySoshnikov/syntax</u>

[2] Syntax: language agnostic parser generator, <a href="https://dmitrysoshnikov.medium.com/syntax-language-agnostic-parser-generator-bd24468d7cfc#.1xmztsx3k">https://dmitrysoshnikov.medium.com/syntax-language-agnostic-parser-generator-bd24468d7cfc#.1xmztsx3k</a>

#### © Accellera Systems Initiative

<sup>7:</sup> top.blk\_1.blk\_3.blk\_4.blk\_5.sig\_17[3].set

top.blk\_1.blk\_3.blk\_4.blk\_5.sig\_17[3].set <top.blk\_1.cmc0.blk\_4.blk\_5.sig\_17[3].set:Se,A,H><PD:PD\_REALTIME> (1 Register Bits, 0 Latch Bits) [RL 532 (see expanded reset logic description below)]