



Automatic generation of Programmer Reference Manual and Device Driver from PSS

Freddy Nunez AGNISYS

The State of Verification in 2023







- Most development time spent in verification
- However, respins per project still increasing
- Greatest verification challenge (by far)...
 creating sufficient tests

Source: Wilson Research Group 2022, courtesy Siemens EDA



HW/SW Interface of a Typical SoC





Challenges Development Teams Face with Sequences





An Ideal Solution

- Describe the programming and test sequences of a device and automatically generate sequences ready to use from an early design and verification stage to post silicon validation
- Centralize creation of sequences from a single specification and generate various output formats for multiple SoC teams
 - SV/UVM, PSS, C, CSV or MATLAB
 - PDF or HTML
- Specify portable sequences for multiple IPs at a higher level in-sync with the register specification
- Use register descriptions in standard formats such as IP-XACT, SystemRDL, RALF or leverage IDesignSpec[™] integrated flow to use the register data
- Sequence constructs include loops, if-else, wait, arguments, constant, in-line functions





What does a common sequence specification need

- Like pseudo code
- Control flow
- Register read/writes
- Signal or interface read/writes
- Ability to execute arbitrary transactions
- Deal with timing differently
 - A millisecond on the board takes a very long time to simulate
- · Deal with hierarchy
 - Design hierarchy IP/SoC
 - Sequence calling other sequences
- Parallelism
 - Sub-system or SoC Level
 - Multiple interfaces at IP level
 - Between Environment and the Device

- Meta information
 - Arguments
 - Parameters
 - Variables
 - Enum
 - Define
 - Macros
 - Structures



The Accellera Portable Stimulus Standard



Proposed Portable Stimulus Specification (Courtesy: Accellera Systems Initiative)

Accellera's PSS committee was formed to drive a common standard for modeling stimulus that could be ported between simulation, emulation and fabricated silicon.

This stimulus methodology could drive block level simulation as well as embedded software tests for SoC designs.

For more detail of PSS, please visit Accellera PSWG page.



PSS (Portable Test and Stimulus Standard)

The Portable test and Stimulus Standard defines a specification for creating a single representation of stimulus and test scenarios, usable by a variety of users across different levels of integration. With this standard, users can specify a set of behaviours, from which multiple implementations may be derived.

- PSS has constructs for
 - Modelling Data flow (Buffers, Streams, States)
 - Modeling Behavior (Actions, Activities, Components, Resource, Pooling)
 - Constraints, Randomization, Coverage
- PSS is useful for SoC high-level test scenario creation

A concept of defining Registers and Sequences has been introduced in PSS2.0. Currently, three accesses are supported i.e., Read-Only, Read-Write, Write-Only.

IDS-Validate helps in generating the PSS register model through various inputs supported by IDS such as SystemRDL, IP-XACT, IDS-NG, Word, Custom CSV etc



What does a sequence generation need

- Create a variety of output formats
- Flexibility in how Read/Writes are generated
- Output specific
 - UVM : font door/back door / peek/poke
 - C/C++ : Consolidated read/write
 - Test/Validation : Multiple test sites for testing multiple chips simultaneously
 - Target platform may not support hierarchy, loops, variables



SystemRDL (System Register Description Language)

 accellera – Standardized by the SystemRDL Working Group. <u>https://www.accellera.org/activities/working-groups/systemrdl/</u>

• "Excerpt from "Introduction"

The SystemRDL language was designed specifically for describing and implementing registers and memory. SystemRDL allows developers to automatically generate and synchronize register specifications in hardware design, software development, verification, and documentation.

The purpose behind language standardization is to significantly shorten the development cycle for hardware designers, hardware verification engineers, software developers, and document developers.

intended to be applied for the following purposes

- RTL generation & Validation
- Document
- Pass information to other tools such as debuggers
- Software development (Register info.)

```
addrmap block1 {
  reg myReg #(longint unsigned SIZE = 32, longint unsigned $P1 = 1)
   regwidth = SIZE; //documentation level parameter
   ispresent= $P1; //output level parameter
   field {
    } data[SIZE-1]; //parameter used in expressions
   };
   myReg reg32;
   myReg #(.SIZE(16)) reg16; //Parameter overriding
};
struct my_struct { //structures
   string foo;
   string desc1;
};
```



Register Implementation in Hardware Design

- Characterized by a large number of control and status registers.
- Registers are important for making the chip/IP configurable.
- A configurable chip/IP is more versatile, and generates larger ROI.
- Supported Register Buses :







SystemRDL & Agnisys Innovations

A wide range of **special registers** are only supported by **AGNISYS**

AGNISYS	 Agnisys Enhancements Special features for use by customers
SystemRDL 2.0	 Constructs given by Accellera SystemRDL 2.0 committee. Has many constructs so that user can create whole spec in less time.
SystemRDL 1.0	 Some of the old construct that are already been used in the industry. Includes preprocessor, components, limited special registers.





SystemRDL Register Model

In a SystemRDL (Register Description Language) specification, you can specify various information about registers. Here are the typical pieces of register information you can specify in SystemRDL:

- Register Name: Give a unique name to each register.
- Register Address: Define the memory-mapped address where the register is located.
- Register Access Type: Indicate whether the register is READ-ONLY, READ-WRITE, or WRITE-ONLY.
- Register Description: Provide a textual description or comment to describe the purpose and functionality of the register.
- Register Width: Specify the number of bits that the register contains.
- Register Fields: Define individual bit fields within the register, including their names, bit offsets, and bit widths.
- Field Descriptions: Describe the functionality and purpose of each individual field within the register.
- Reset Values: Specify the default values for the register and its fields after a reset or power-up.



SystemRDL Register Model

- Access Permissions: Define the permissions or access rights for the register and its fields, specifying who can read or write to them.
- Interrupt Information: If the register is related to interrupts, you can specify interrupt-related information such as interrupt enable bits, clear-on-read flags, etc.
- Reserved Bits: Indicate whether any bits in the register are reserved and should not be modified.
- Test and Debug Features: Specify any test and debug-related features associated with the register.
- Register Dependencies: Describe any dependencies or interactions between this register and other registers in the system.
- Address Regions: If applicable, specify the address regions or memory-mapped spaces where the register resides.
- Aliases: Define any alias names or alternative names for the register.
- Synchronization and Timing: Describe any synchronization or timing requirements for reading or writing to the register.



PSS Register Model

In PSS the Register model we can have limited register info as we can only defined these five info in PSS register Model

- Register Access -- READ-ONLY , READWRITE, WRITE-ONLY
- READ value and WRITE value MASK
- Register width
- Register offset value
- Address Region/Memory Region
- Reset value and Reset Mask



IDS-Validate (PSS Support)

- PSS 2.0 is a new* industry standard created by Accellera
- Agnisys is a working group member & contributed to standardization

Expertise in creating the Realization Layer

- Widest / Most comprehensive Register/Memory definition
- Pioneer in Sequence/Functions for IP/SoC

Agnisys offers

- Use PSS (or Excel, Python, GUI (NG)) to create Golden Spec for Sequences
- Generate C functions and UVM Sequences

Key Benefits

• Single Golden Source for Registers and Sequences reduces Time to Market, improves quality

Modeling Layer Activities Components Dataflow Resources Actions Functions Registers Procedural Memory R/W Statements Realization Layer

Copyright 2014-2023 Matthew Ballance. All Rights Reserved



PRM (PROGRAMMER'S REFERENCE MANUAL)

Agnisys has developed a Programmer's Reference Manual (PRM) that serves as a comprehensive documentation resource for programming sequences and hardware architecture. It is intended to be a key reference for programmers, developers, and individuals seeking a detailed understanding of the intricacies of specific technologies Agnisys' PRM comprises three views that are beneficial for users:

- 1. **Register View:** This view provides complete information on register and memory data.
- 2. Sequences Tabular View: This section presents detailed information about sequences in a tabular format. Users can conveniently track and access information related to each sequence.
- **3.** Flowchart View: This view includes a graphical representation or flowchart illustrating the sequences, offering a visual understanding of the information flow.

	_		
rogrammer's Reference Manual		Created by:	Generated by: saabu
		IDesignSpec rev: idsba	tch v 7.76.20.0 Generated from: /home/
gisterView SeqTabularView SeqGraphView		Heirachical Path : /spc_filt_re	gs
INDEX		Block : snc filt rea	ís.
		Block . spc_int_reg	55
			Table of C
spc_nit_regs	÷.	S No.	Names
		1	black : one filt room
spe_enc_set		11	rog : coc stat yes
spe_cut_addrl		1.1	reg : spc_stat_ver
son etti afar		1.2	reg : spo_ctrl_gddr0
stat done		1.3	reg : spc_ctrl_addr0
spc dma2spc fifo dbg		1.4	reg : spc_ctrl_addr1
spc axi burst timer stat		1.5	reg : spc_ctrt_xter
spc stat wr timer		1.0	reg : spc_stat_done
spc stat rd timer		1.7	reg : spc_onazspc_nio_obg
spc ctrl 1		1.0	reg : spc_axi_burst_timer_stat
spc_dma2spc_fifo_status		1.9	reg : spc_stat_wr_timer
spc_spc2dma_fifo_status		1.10	reg : spc_stat_tu_titiet
spc_axi_max_pg_timer		1.11	reg : enc. dma2enc. fife, status
spc_axi_min_pg_timer		1.12	reg : and another fife status
spc_infifo_out_count		1.13	reg : and ani max no timor
spc_outfifo_in_count		1.14	reg : spc axi min ng timer
spc_ctrl_byp		1.15	reg : spc infife out count
spc_ctrl_pwr		1.10	reg : spc autific in count
spc_len		1.17	reg : spc_ottillo_in_count
spc_kfactor		1.10	reg : spc_ctrl_pyp
spc_regbnd_0		1.19	reg : spc_cur_pwr
		1.20	I CY . SVC ICI



Sequence Tabular view

energy of Defenses Menuel					Table of Content			
ogrammer s Reference Manual				S.No		Names		
And feet Can Tale Ind Course			1	blac	k:spc filt regs			
					annen en filter init			
				seq	MERCER BIC TILLET INIT			
				seq	atuves. <u>app1 540</u>			
INDEX		1.84.1 : sp	oc_filter_init					
		IP : break1	.idsng					
ave fit sets		Description :						
sc fite int								
agni_seq					Constants			
			Name	Value			Description	
			DDR_START_ADDR_LS8	0xABCDEF00		32 Bit LSB of DDR Address where Reads	and Writes are initiated	
			DDR_START_ADDR_MSB	0x14		4 Bit MSB of DDR Address where Reads	and Writes are initiate	
			NUM_BLOCKS	8				
				1	Sequence Steps			
			Command	Step	Valu	le Eachtaithe Olasta	Description	
			write	spc_ctrl_pwr.cik_en	0x00000001	Enable the Clock	Address I SD	
			write	spc_ctrl_addru	DOR_START_ADDR_LSD	Program DDR Start	Address LOD	
			vrite	soc ctri xfer num blocks	0x00081000	Program DUK Statt	numus mult	
			write	soc ctrl xfer.soc block size	0x00081000			
			write	spc_len.L	0x00000009			
			write	spc_ctrl_byp.bypass	0x00000000			
			write	spc_ctrl_go.go_spc	0x00000000			
			write	spc_ctrl_go.go_spc	0x00000001			
			while (spc_stat_done_spc_done == 0) {					
			wat	10				
) urita	enc chi murcik en	0-0000000	Turn off the		
		1 94 3 1 34	ni coa	http://www.en	AVAAAAAAA	Terri ere		
		Loon2 agin_seq						
		Description :						
					Variablee			
			Nama	Value	valiables		Description	
			vi	Value			Description	
			v3	10				
			v2	3				
			Letter Construct the second seco					
			Sequence Steps					
			Command	Step	Valu	e	Description	
			write	spc_ctrl_pwr.clk_en	0x00000001			
			while (spc_ctrl_pwr_clk_en == 1) {					
			write	spc_ctrl_pwr.clk_en	0x00000000			
			}	the last	A. AAAAAAAA			
			write	spc_ien.L	0x00000009			
			l Il liene etd nur elk anV					
			continue					
)					
			else(
			break					
)					
			2					
			for $(i = 0, i < v3, = 0)$					
			set_var	V2	v2 + 1			
) Jurita	ana aki addo da atat adde lat	10			
			write	spc_cm_aooru.oor_stant_aoor_isb	N3			



Flowchart view







Device Driver

Device drivers act as intermediaries, translating high level commands from software into instructions that the hardware components, particularly semiconductor devices, can understand and execute. They provide a standardised interface for software applications, shielding them from the intricacies of the underlying hardware.

Functions of Device Drivers in VLSI:

a. Abstraction and Interface: Device drivers abstract the complexity of semiconductor devices, presenting a uniform interface to higher-level software. This abstraction shields software developers from the low level details of hardware implementation.

b. Initialization and Configuration: Drivers are responsible for initializing and configuring semiconductor devices during system startup. This involves setting parameters, establishing communication channels, and preparing the hardware for operation.

c. Data Transfer Management: Efficient data transfer between software and semiconductor devices is a critical function of device drivers. They manage the flow of data, handle buffering, and ensure the integrity of information exchanged between the software and hardware components.



An Example

```
action Status_control {
```

```
MACHINE_STATUS_REGISTER_reg_s status_reg ;
exec post_solve {
  status reg.SLEEP_MODE_STATUS=1;
                                                                              PSS SEQUENCES
   status reg.FREQUENCY_STATUS=1;
   status_reg.POWER_ON_RESET_STATUS=1;
   status reg.VOLTAGE CONTROL STATUS=1;
exec body {
   message(" Checking for status registers " );
   while(status reg.MACHINE STATUS REGISTER.read().POWER ON RESET STATUS==0) {
          message("Checking wheather status reg is set on not");
          comp.regs.MACHINE STATUS REGISTER.write.VOLTAGE CONTROL STATUS(status reg);
   if( MACHINE STATUS REGISTER.read().SLEEP MODE STATUS == 0 && MACHINE STATUS REGISTER.read()
          comp.regs.MACHINE STATUS REGISTER.write(contr reg);
         message(" ALL STATUS REGISTER ARE RESET " );
```



C - FIRMWARE OUTPUT

int status_control() {

int MACHINE_CONTROL_REGISTER_ENABLE; int MACHINE_STATUS_REGISTER_SLEEP_MODE_STATUS; int MACHINE_STATUS_REGISTER_POWER_ON_RESET_STATUS; int MACHINE_STATUS_REGISTER_FREQUENCY_STATUS;

FIELD_WRITE(Machine_power_controller_MACHINE_STATUS_REGISTER_ADDRESS, 0x00000002, MACHINE_POWER_CONTROLLER_MACHINE_STATUS_REGISTER_SLEEP_MODE_STATUS_OFFSET);

FIELD_WRITE(Machine_power_controller_MACHINE_STATUS_REGISTER_ADDRESS,0x00000008, MACHINE_POWER_CONTROLLER_MACHINE_STATUS_REGISTER_FREQUENCY_STATUS_OFFSET);

FIELD_WRITE(Machine_power_controller_MACHINE_STATUS_REGISTER_ADDRESS,0x00000020, MACHINE_POWER_CONTROLLER_MACHINE_STATUS_REGISTER_POWER_ON_RESET_STATUS_OFFSET);

FIELD_WRITE(Machine_power_controller_MACHINE_STATUS_REGISTER_ADDRESS,0x00000040, ... MACHINE_POWER_CONTROLLER_MACHINE_STATUS_REGISTER_VOLTAGE_CONTROL_STATUS_OFFSET);

// Call firmware print method

printf("Checking for status registers",);



UVM OUTPUT

```
Class
          : Machine power controller REQUEST CONTROL REG
DESCRIPTION: -
   _____
"ifndef CLASS Machine power controller REQUEST CONTROL REG
 'define CLASS Machine power controller REQUEST CONTROL REG
-class Machine power controller REQUEST CONTROL REG extends uvm reg;
    'uvm object utils (Machine power controller REQUEST CONTROL REG)
    rand uvm reg field REQ CONTR;/**/
    // Function : new
    function new(string name = "Machine power controller REQUEST CONTROL REG");
       super.new(name, 32, build coverage(UVM NO COVERAGE));
       add coverage(build coverage(UVM NO COVERAGE));
    endfunction
    // Function : build
    virtual function void build();
       this.REQ CONTR = uvm reg field::type id::create("REQ CONTR");
       this.REQ CONTR.configure(.parent(this), .size(1), .lsb pos(1), .access("RW"),
    endfunction
-endclass
-`endif
Class : Machine power controller ACKNOWLEDGE REG
DESCRIPTION: -
*
`ifndef CLASS Machine power controller ACKNOWLEDGE REG
 define CLASS Machine power controller ACKNOWLEDGE REG
-class Machine power controller ACKNOWLEDGE REG extends uvm reg;
    'uvm object utils (Machine power controller ACKNOWLEDGE REG)
    rand uvm reg field UNDERVOLTAGE OR OVERVOLTAGE;/**/
    rand uvm reg field SHORT CIRCUIT;/**/
    rand uvm reg field POWER FAIL;/**/
```



Agnisys[®] PSS Compiler



Possible Outputs From PSS Files: Tests



PSS Editor

This new addition enables you to work with PSS files, create and edit portable stimulus models and tests with ease and ensures a seamless experience for engineers and testers.

Key Features:

1. PSS File Management: Create new PSS files, open existing ones, and organize your project resources in a user-friendly interface.

2. Syntax Highlighting: Syntax highlighting and code formatting

3. Code Navigation: Features like code folding, context-aware code suggestions, and jump-to-definition functionality.

4. Validation and Semantic checks: Utilise built-in validation and debugging tools to ensure your PSS models and tests adhere to industry standards and functional requirements.

5. Search and Replace: Quickly find and replace elements within your PSS code

To install and use the tool, download and install it directly from the Visual Studio Code (VS Code) Marketplace and Follows the instruction given in README.md

https://marketplace.visualstudio.com/items?itemName=AgnisysInc.agnisysPSS







PSS Editor

×	File Edit Selection View	Go Run …	$\leftarrow \rightarrow$	
£	EXPLORER		≡ car_pg.pss ●	≡ arpmc_impl_regs.pss ×
60	V FXAMPLE	BBNA	E arome implice	ns nss
0	> all outpute		1 /* Dark	age containing DMC HW registers as DSS register commonents*/
2	> all_outputs		2	age concurring the initialization as the register componence ?
222	arcik_rst_regs.pss		3 package	pmc registers regs pkg {
¢ړ	armc_regs.pss		4 im	ort addr reg pkg::*:
~	arpmc_impl_regs.pss		5	
~			6 str	uct PART NVENC POWER GATE CONTROL reg s : packed s<> {
£~	E car.pss		7	bit[1] LOGIC SLEEP;
_	ip_integration_top.pss	6	8	<pre>bit[1] SRAM_RET_EN;</pre>
E	E mc pa.pss	1	9	<pre>bit[1] SRAM_SLEEP_EN;</pre>
	Emenss		10	<pre>bit[5] rsvd_0;</pre>
	E ame as as		11	<pre>bit[1] START;</pre>
<u>ي</u>	= pmc_pg.pss		12	<pre>bit[22] rsvd_1;</pre>
	= pmc.pss		13	<pre>bit[1] INTER_PART_DELAY_EN;</pre>
	pss_core_library.pss		14 };	
			15 str	<pre>vuct PART_NVENC_POWER_GATE_STATUS_reg_s : packed_s<> {</pre>
			16	<pre>bit[1] LOGIC_SLEEP_STS;</pre>
			17	<pre>bit[1] SRAM_RET_STS;</pre>
			18	<pre>bit[1] SRAM_SLEEP_STS;</pre>
			19	<pre>bit[29] rsvd_0;</pre>
			20 };	
			21	
			22 str	<pre>uct PART_NVENC_PWRDWN_REQ_CONTROL_reg_s : packed_s<> {</pre>
			23	<pre>bit[1] REQ;</pre>
			24	<pre>bit[31] rsvd_0;</pre>
			25 };	
			26	DADT INFILE DUDDING ACK STATUS AND A CARACTER IN
			2/ Str	UCT PART_NVENC_PWKUWN_ACK_STATUS_reg_S : packed_sc> {
Q			28	bit[1] DBP ACK;
0			20	bit[1] DD_ACK;
572	> OUTLINE		31	bit[20] nsvd 0.
200	> TIMELINE		32 3:	erclari i suc_o



Conclusion

The SoC specification defining the registers and memory can be written in SystemRDL format as well as in PSS 2.0 format released by Accellera recently.

Both SystemRDL and PSS powerful compilers have been written to generate various outputs such RTL, UVM, Headers and documentation. There should be a way to generate custom tests for boards as well as UVM and UVM-C based environments through a common specification. This provides a solution for firmware engineers to write and debug their device drivers and application software. Therefore, PSS helps in the solution for SOC/IP teams who aim to cut down the verification and validation time, through automatic generation of UVM and sequences which enables exhaustive testing of memories and register maps.

This approach also unifies the creation of portable sequences from a golden specification. Sequences can be captured in PSS, python, spreadsheet format, or GUI(NG) and Register models has been capture in system RDL and generate multiple output formats for a variety of domains:

- UVM sequences for verification
- SystemVerilog sequences for validation
- C code for firmware and device driver development
- Specialized formats for automated test equipment (ATE)
- Hooks to the latest Portable Stimulus Standard (PSS)
- Programmer Reference Mannual (PRM)



Thank You Agnisys, Inc.

