

An Overview of Security Annotation for Electronic Design Integration (SA-EDI) Standard

Sohrab Aftabjahani, PhD, SIM, SAM Senior Staff Security Researcher, Product Security Expert Intel Corporation

> Representing Accellera IPSA WG With valuable contributions of the IPSA WG



Security Risk is Growing

- \$1.5 Trillion cyber crime economy¹
- +11% in security breaches 2019²
- \$1-200 Hacking tools/kits³
- Ransomware attack every ~14s⁴



1. https://www.bromium.com/press-release/hyper-connected-web-of-profit-emerges-as-global-cybercriminal-revenues-hit-1-5-trillion-annually/

- 2. https://www.accenture.com/us-en/insights/security/cost-cybercrime-study
- 3. <u>https://fortune.com/2017/10/25/cybercrime-spyware-marketplace/</u>
- 4. https://cybersecurityventures.com/ransomware-damage-report-2017-part-2/
- 5. <u>https://nvd.nist.gov/vuln/search</u>



Everything is Connected...

- Peer-to-Peer, Device-to-Cloud, Cloud-to-Cloud, ...
 - Platform as a Service (PaaS)
 - Software as a Service (SaaS)
- Security: multiple dependencies and assumptions
 - Functional and Assurance
- Break the chain and it falls apart
 - Denial of Service (Permanent vs Persistent)
 - Escalation of privilege
 - Information leakage
 - Code execution





Security Risk with IPs

Increasing demands for:

- IP Subsystems
- Reuse
- Third-party IP

Unfortunately lead to ...

Security concerns:

- Complexity = Increase risk
- Reuse = Increase exposure
- Third-party = Increase unknowns (black-box)



https://www.synopsys.com/designware-ip/technical-bulletin/accelerate-time-to-market.html





Existing Work

 Some ISO efforts address security or impact security – but none cover security assurance for COTS IP

Title			
Common Criteria			
Open Trusted Technology Provider Standard (O-TTPS)			
Functional Safety (Auto)			
Cybersecurity for Automotive			
27001 Information Security Management System (ISMS)			
Application Security			

- ISO 27034 is the closest, but does not address hardware and the standard has stalled
- ISO 21434 does address hardware components, however, does not dive at the IP level





Industry Technical Paper

- Intel led an effort to author an industry technical paper, published April'17
 - Co-authored with Qualcomm, Cadence, & Synopsys

- Good starting point however has limitations: •
 - Fixed difficult to support growth
 - Small sample group (4 companies)
 - Does not address accuracy, completeness, or quality of the collateral



brent.m.sherman@intel.com

- 1 Intel Corporation, Hillsboro, OR, USA
- ² Synopsys. Inc. Kanata, Ontario, Canada
- ³ Qualcomm Technologies, Inc., San Diego, CA, USA 4 Cadence Design System, Inc., Santa Clara, CA, USA

trusted IP providers to produce security assurance collateral for their technologies. However, existing security assurance methodologies require system level information in order to complete. Unfortunately, this information is rarely available to IP providers mainly because 3PIP is designed developed, and productized well before Integrators define their product requirements. It is not uncommon for Commercia



Link

Accellera

- Accellera is an independent, not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry
- Mission is to provide a platform in which the industry can collaborate to innovate and deliver global standards that improve design and verification productivity for electronics products.
- Timeline:

Dec'17 – Pitched to Accellera BoD Mar'18 – PWG Announced <u>Press Release</u> Oct'18 – WG Kicked off



https://www.accellera.org/



Accellera: IP Security Assurance Workgroup

The initial scope for the Working Group is to define an automatable systematic approach that can be consistently supported across multiple target implementations. The WG will focus on existing standards that pertain to IP specification, design, verification and integration where security risk is a concern, as well as known security concerns that have been identified by either industry experience or security researchers.

Marvell

NVIDIA

Methodics

Mentor Graphics

NXP Semiconductors

OneSpin Solutions

Qualcomm

Synopsys

Texas Instruments

Tortuga Logic

SiFive

Xilinix

- Members: 60
- Companies: 18
 - AMD Analog Devices ARM Cadence Design Systems Infineon Technologies
- University: 1
 - University of Maryland
- Workgroup meets Biweekly (Tuesday)



Source: Internal Accellerse data sector

IPSA WG Agenda

Scope	Security concerns with integrating hardware IP into embedded systems (e.g. SoC)
	What exactly is being integrated? What are the risks?
Concern	How to verify the completeness, accuracy, and overall quality of a supplier's security assurance collateral?
Focus	Existing standards that pertain to IP specification, design, verification, and integration where security risk is a concern Known security concerns that have been identified by either industry experience or security researchers
Stakeholders	IP Providers EDA Vendors IP Integrators
Out of Scope	Establishing trust between stakeholders Establishing trust in the supply-chain (e.g. Trojan Horse detection)





White paper: IPSA Proposal

- Released: Sept. 4th 2019
 - <u>https://www.accellera.org/images/activities/working-groups/ipsa-wg/Whitepaper_IPSA_Sept_4_2019.pdf</u>
- Methodology:
 - The overall concept and workflow along with the individual components, dependencies, and assumptions
- Common IP Security Concern Enumeration (CIPSCE):
 - A knowledge base that lists potential IP security concerns in a similar manner as Common Weakness Enumeration (CWE)
- OpenCores Examples:
 - Highlights how the methodology applies to real, open-source cores
- Summary and Outlook:
 - Captures the next steps required for public release of the standard and roadmap



IP Security Assurance Standard Whitepaper

September 4, 2019

Authors

Benet Sherman, Intel Corporation Mike Borza, Synopsys James Pangburn, Cadence Design Systems, Inc. Ambar Sarkar, NVIDIA Corporation Wen Chen, NXP Semiconductors Anders Nordstrom, Synopsys Kathy Herring Hayashi, Qualcomm Michael Munsey, Methodics John Hallman, OneSpin Solutions Alric Althoff, Leidos Jonathan Valamehr, Tortuga Logic, Inc. Adam Sherer, Cadence Design Systems, Inc. Ireneusz Sobanski, Intel Corporation Schrab Aftabjahani, Intel Corporation Schrab Aftabjahani, Intel Corporation

Copyright © Accellera Systems Initiative Inc. All rights reserved.

September 4, 2019



White paper: IPSA Proposal

- Released: Sept. 4th 2019
 - <u>https://www.accellera.org/images/activities/working-groups/ipsa-</u> wg/Whitepaper_IPSA_Sept_4_2019.pdf
- Methodology:
 - The overall concept and workflow along with the individual components, dependencies, and assumptions
- Common IP Security Concern Enumeration (CIPSCE):
 - A knowledge base that lists potential IP security concerns in a similar manner as Common Weakness Enumeration (CWE)
- OpenCores Examples:
 - Highlights how the methodology applies to real, open-source cores
- Summary and Outlook:
 - Captures the next steps required for public release of the standard and roadmap



IP Security Assurance Standard Whitepaper

September 4, 2019

Migrated to CWE

Authors Brent Sherman, Intel Corporation Mike Borza, Synopsys James Pangburn, Cadence Design Systems, Inc Amber Sarkar, NVIDIA Corporation Wen Chen, NXP Semiconductors Anders Nordstrom, Synopsys Kathy Herring Hayashi, Qualcomm Michael Munsey, Methodics John Hallman, OneSpin Solutions Artic Althoff, Leidos Jonathan Valamehr, Tortuga Logic, Inc. Adam Sherer, Cadence Design Systems, Inc. Irreneus Sobanski, Intel Corporation Sohrab Altabjahal, Intel Corporation Sridhar Nimmagadda, Qualcomm, Inc.

Copyright @ Accellera Systems Initiative Inc. All rights reserved.

eptember 4, 2019



Common Weakness Enumeration

- CWE is a formal list of known weakness types
 - Provides a common language to describe security weaknesses in architecture, design, or code.
 - A standard measuring stick for software security tools targeting these weaknesses.
 - A common baseline standard for identification, mitigation, and prevention efforts
 - Began with a focus on software weaknesses (now 800+) and has published several iterations of the Top 25 Most Critical Software Errors
 - Now expanded into hardware weaknesses (95 in v4.3)
- The CWE Compatibility Program recognizes products or services that leverage CWE

With industry partners, CWE expanded into enumerating hardware weaknesses and is seeking further collaborators and contributors to help grow the effort.

For more information and to find out how to get involved, please contact <u>cwe@mitre.org</u>





Introducing: SA-EDI Standard

- **IEEE** format
 - IEEE standard is the end goal
- Draft complete (45pp)
- Accellera Public Release
 - July 2021, 21 authors, 11 companies
 - Available online through Accellera:

Security Annotation for Electronic Design Integration Standard

- EDA's Companies' PoC/Demo @ DAC'21
 - Tortuga Logic ™
 - Methodics ™

Presentation - 58 DAC

■ 58dac.conference-program.com/presentation/?id=IPINV102&sess...

Identifying Security Weaknesses in Electronic Designs In-Person Presenters: using a Standardized Methodology

Mike Borza - Synopsys Jason Fung - Intel Corporation John Hallman - Onespin Solutions Vishal Moondhra - perforce Anders Nordstrom - Tortugalogic Jeremy Bellay - Battelle Jason Oberg - Tortugalogic

P9999/D0.01, April 2020 Draft Standard for Security Annotation for Electronic Design Integration Standard P9999™/D0.01 2 Draft Standard for Security Annotation 3 for Electronic Design Integration Developed by the Computer **IEEE Computer Society** Approved <Date Approved> **IEEE SA Standards Board** Copyright © 2020 by The Institute of Electrical and Electronics Engineers, Inc. Three Park Avenue New York, New York 10016-5997, USA All rights reserved. This document is an unapproved draft of a proposed IEEE Standard. As such, this document is subject to change. USE AT YOUR OWN RISK! IEEE copyright statements SHALL NOT BE REMOVED from draft or approved IEEE standards, or modified in any way. Because this is an unapproved draft, this document must not be utilized for any conformance/compliance purposes. Permission is hereby granted for officers from each IEEE Standards Working Group or Committee to reproduce the draft document developed by that Working Group for purposes of international standardization consideration. IEEE Standards Department must be informed of the submission for consideration prior to any reproduction for international standardization consideration (stds.ipr@ieee.org). Prior to adoption of this document, in whole or in part, by another standards development organization, permission must first be obtained from the IEEE Standards Department (stds.ipr@ieee.org). When requesting permission, IEEE Standards Department will require a copy of the standard development organization's document highlighting the use of IEEE content. Other entities seeking permission to reproduce this document, in whole or in part, must also obtain permission from the IEEE Standards Department. IEEE Standards Department 445 Hoes Lane Piscataway, NJ 08854, USA

11

13

14 15

16

17 18

19

20

21

22

23

24 25

26 27

28 29

30 31

32

33 34



SA-EDI Standard

- Objectives:
 - Improve trustworthiness of IPs and IP providers
 - Assist IP integrators in understanding and reducing security risk
 - Accelerate tool development to enable scalable security assurance
- Properties:
 - Uses JSON data modeling
 - Required fields help consistency
 - Expansion supported for proprietary information
 - Binds the data objects to the RTL
 - Automatable and verifiable
 - Outside the design so can be applied to existing IP
 - Low overhead
 - Only 4 data object types







Security annotations are not part of the IP bundle to be used/verified by integrators 😕



Future's IP Flow w/ SA-EDI Data Objects



Security annotations are added to the IP bundle to be used/verified by integrators S



2022 DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION UNITED STATES

SA-EDI Data Objects

- Database (Manual)
 - Key attributes defining a security weakness database (e.g., CWE)
- Asset Definition (Manual)
 - Root object that identifies assets in the IP
 - Asset = anything of value/importance (e.g., security objective)
- Element (Generated)
 - Identifies input/output ports and configuration parameters that can influence and/or observe the asset
- APSO Attack Points Security Objective (Manual)
 - Assigns a security objective and attack points (Elements) to an asset
 - Confidentiality, Integrity, Availability
 - Identifies conditions that might violate the security objective





Data Object Associations







IP Bundle: Integrator





CONFERENCE AND EXHIBITION

IP Integrator: Verifies; Threat Model

- 1. Verify the existence of the SA data objects
- 2. Using RTL source and Asset Definition object, re-generates the Element object(s) (E*)
- 3. Compares E* with the Element object(s) in the IP Bundle (E)
 - $E^* == E$ then SA collateral matches RTL. Use IP.
 - $E^* = E$ then stop; RTL/SA collateral out of sync.
- 4. Decide which APSO objects are in scope of the SoC/IC
 - Becomes part of the product's threat model
- 5. Identify additional APSO objects for integration
 - Becomes part of the product's threat model
- 6. Perform verification on the threat model





Example: OpenCore COP - Watchdog

- Simple watchdog IP
- Configured through Wishbone Interface
- Write-protection lock
- Non-standard debug signals
- Asset: 16bit Counter in module cop_count
 - output reg [15:0] cop_counter



OpenCores. COP. Retrieved from http://opencores.org/websvn,listing?repname=cop&path=%2Fcop%2F&rev=0



2022 DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION UNITED STATES

Example: Watchdog Timer

- Simple timer two interfaces:
 - 8-bit bus to access registers
 - Debug signals (overrides registers)
 - 8 wires/buses total
- WD Crtl RTL to configure and control the timer
- Counter RTL that is the timer









JSON: Asset Definition Objects

"Name" : "wd_top.count_block.wd_count.wd_timer",
"Description" : "Timer count status. Critical for proper operation",
"Family" : ["Counter/Timer","Test/Debug"],
"Type" : ["Control", "Critical"],
"Database ID" : ["CWE VIEW: Hardware Design"]

"Name" : "wd_top.count_block.wd_count.wd_assert_timeout",
"Description" : "Reset assertion signal. Critical for proper operation",
"Family" : ["Counter/Timer","Test/Debug"],
"Type" : ["Control", "Critical"],
"Database ID" : ["CWE VIEW: Hardware Design"]





्रि EDA Tools

.json

IP Bundle

IP Design

JSON: Database Object

"ID" : "CWE VIEW: Hardware Design", "Description" : "A community developed list of hardware weakness types", "URI" : "https://cwe.mitre.org/data/definitions/1194.html", "Version" : "4.3"

CWE is a formal list of known weakness types: <u>https://cwe.mitre.org/</u>

- Began with a focus on software weaknesses (now 800+) and has published several iterations of the Top 25 Most Critical Software Errors
- Now expanded into hardware weaknesses (95 in v4.3)





्रि EDA Tools

.json

IP Bundle

IP Design





Step #2: Generate Element Objects (wd_timer)



```
"Asset Name" : "wd top.count block,wd count.wd timer",
"Direction" : "Input",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Ports" : [
    "wd top.i rst",
    "wd top.i clk",
    "wd top.i ren",
    "wd top.i wen",
    "wd top.i data",
    "wd top.i addr",
    "wd top.i dbg enable",
                                               "Asset Name" : "wd top.count block.wd count.wd timer",
    "wd top.i dbg clk en",
                                               "Direction" : "Output",
    "wd top.i dbg clk",
                                               "Security Weakness Reference": ["CWE-1244", "CWE-1191", "CWE-1234"],
    "wd top.i dbg pause",
                                               "Ports" : ["wd top.o data"],
    "wd top.i dbg start",
                                               "Parameters" : ["wd top.COUNT SIZE"]
    "wd top.i dbg service",
    "wd top.i dbg cnt val" ],
"Parameters" : ["wd top.COUNT SIZE"]
```





Step #2: Generate Element



```
"Asset Name" : "wd_top.count_block,wd_control.wd_assert_timeout",
"Direction" : "Input",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Ports" : [
    "wd_top.i_rst",
    "wd_top.i_clk",
    "wd_top.i_dbg_enable",
    "wd_top.i_dbg_timeout",
    "wd_top.i_dbg_cnt_val"],
"Parameters" : ["wd_top.COUNT_SIZE"]
```

```
"Asset Name" : "wd_top.count_block.wd_control.wd_assert_timeout",
"Direction" : "Output",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Ports" : ["wd top.o wd reset "]
```







```
"Name" : "S0_1",
"Asset Name" : "wd_top.count_block.wd_count.wd_timer",
"Security Objective" : "Integrity",
"Description" : "If the lock bit is not enabled then the counter can be altered",
"Condition" : "(wd_top.i_addr = 0x3) && (wd_top.i_data[0] = 0)",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Attack Points" : [
    "wd_top.i_wd_rst",
    "wd_top.i_wd_clk",
    "wd_top.i_enb",
    "wd_top.i_addr",
    "wd_top.i_data"],
"Parameters" : ["wd top.COUNT SIZE"]
```







```
"Name" : "SO_2",
"Asset Name" : "wd_top.count_block.wd_count.wd_timer",
"Security Objective" : "Integrity",
"Description" : "Debug signals can alter the counter",
"Condition" : "wd_top.i_dbg_enable == 1",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Attack Points" : [
    "wd_top.i_dbg_enable",
    "wd_top.i_dbg_clk_en",
    "wd_top.i_dbg_clk",
    "wd_top.i_dbg_pause",
    "wd_top.i_dbg_pause",
    "wd_top.i_dbg_start",
    "wd_top.i_dbg_cnt_val"],
"Parameters" : ["wd_top.COUNT_SIZE"]
```







```
"Name" : "SO_3",
"Asset Name" : "wd_top.count_block.wd_count.wd_assert_timeout",
"Security Objective" : "Integrity",
"Description" : "Debug can assert a timeout at any time",
"Condition" : "wd_top.i_dbg_enable == 1",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Attack Points" : [
    "wd_top.i_dbg_enable",
    "wd_top.i_dbg_timeout"],
"Parameters" : ["wd_top.COUNT_SIZE"]
```







```
"Name" : "SO_4",
"Asset Name" : "wd_top.count_block.wd_count.wd_assert_timeout",
"Security Objective" : "Integrity",
"Description" : "Debug can assert a timeout by setting count value to 0",
"Condition" : "wd_top.i_dbg_enable == 1",
"Security Weakness Reference" : ["CWE-1244","CWE-1191","CWE-1234"],
"Attack Points" : [
    "wd_top.i_dbg_enable",
    "wd_top.i_dbg_enable",
    "wd_top.i_dbg_cnt_val"],
"Parameters" : ["wd_top.COUNT_SIZE"]
```





Step #4: Create IP Bundle



- IP Bundle contains:
 - 2 Asset Definition objects
 - 1 Database object
 - 4 Element objects
 - 4 APSO objects
 - RTL, netlist, etc.





Step #5: Integrator: Verify



- 1. Generates their own Element* objects from the provided Database and Asset Definition objects and RTL in the IP bundle
- 2. Compares Element* to Element in the IP bundle
 - If equal then continue
 - If not equal then stop (RTL does not align with the SA-EDI objects)





Step #6: Integrator Defines Threat Model



Decides which APSO objects are in scope
 Finds additional APSO objects if needed

"Name" : "SO_5",
"Asset Name" : "wd_top.count_block.wd_control.wd_assert_timeout",
"Security Objective" : "Availability",
"Description" : "The timeout assertion should never be gated",
"Attack Points" : ["wd_top.o_wd_reset"]

3. Creates integration verification tests for the security objectives





SA-EDI Demo 1 (Methodics[™])



SA-EDI Demo 2 (Tortuga Logic[™])



IPSA Roadmap

IPSA WG	2021				2022				2023			
S / /	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
				$\langle \rangle$	\sim		15	7	1		No.	
Standardization	Acceller SA-EDI				IEEE SA-EDI Standard							
documents		\sim		$\langle \rangle$		5		Z				Y
	67			$\mathbb{D}/$				6			\bigcirc	
	2/							<u>U</u> /				
				CWE RES	E T API						\mathbb{P}	
		\mathcal{D}/\mathcal{D}				Mitre CW	/E REST	- support	16			
Supplemental material	DAC (Demos + 1-page					·	×71	:				
material					ager)	EDA Too	l complia	ance				
					/	Λ						
	\cup				/						/	





IPSA SA-EDI Standard - Summary

#	Requirements	Met?	Details
1	Low-overhead and non-disruptive		 Defined outside of the design Simple reference tags (JSON, XML) Minimum tooling required
2	Flexible and scalable		 Can apply to existing designs Allows for growth/expansion
3	Auto-generate and verifiable		 EDA tool generation Verifies RTL matches SA collateral

Please consider joining IPSA WG as we work on creating an IEEE standard out of SA-EDI.





Thank You

Contact information:

- Accellera main page: <u>https://www.accellera.org/</u>
 - IPSA workgroup main page: <u>https://www.accellera.org/activities/working-groups/ip-security-assurance</u>
 - Whitepaper discussion page: <u>https://forums.accellera.org/forum/46-ip-security/</u>
 - Lynn Garibaldi lynn@accellera.org
- MITRE Corporation
 - CWE Submission: <u>cwe@mitre.org</u>
 - Submission guidelines: http://cwe.mitre.org/community/submissions/guidelines.html











Definition of Terms

Term	Definition				
RTL (Register-transfer level)	A design abstraction that models a digital circuit				
IP (Intellectual Property)	The RTL or other design representation that is the subject of this discussion				
Asset	Anything of value or importance that is used, produced, or protected within the IP				
Threat (Attack)	Anything that can potentially adversely affect an asset				
Concern (Consequence)	The potential harm that a threat poses to an asset. This can also be considered a weakness.				
Attack Surface	The set of access points to which threats can be applied				



