EUROPE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

# Achieving system dependability: the role of automation and scalability

Teo Cu Pau Gha

Teo Cupaiuolo, Synopsys Paul Baron, Melexis Ghani Kanawati, Arm

acc



### Agenda

- Requirements, challenges and opportunities for automation (Synopsys)
- Early RTL fault injection for automotive ASIL D sensors (Melexis)
- Mitigating Soft Error Impact on System Dependability (Arm)





### **SYNOPSYS**<sup>®</sup>



# Requirements, challenges and opportunities for automation

Teo Cupaiuolo, Functional Safety Solutions Engineer, Synopsys



### Agenda

- EDA beyond PPA: introducing new metrics
- Synopsys EDA Solution for Functional Safety
  - Random and Systematic Failures
  - Analysis, Implementation and Verification
  - Tool certification
- Conclusion





### EDA Beyond PPA

#### New Metrics and Requirements for Hardware Design













#### Safety is the Reduction of Risk Caused by Electric and Electronic Systems Malfunctions







MUNICH, GERMANY DECEMBER 6 - 7, 2022

### FuSa Analysis & Exploration





SYSTEMS INITIATIVE

- Base Failure Rate calculation
- · Data confidentiality, prevent tampering





### Efficient and Faster FuSa Verification



SYSTEMS INITIATIVE





### FuSa Implementation







### Holistic Support of Safety Mechanisms

Analysis, Verification and Implementation







### FuSa Analysis Challenges

#### Challenge 1: Scalability

- Design Data Extraction
- SoC FMEDA
- Self-consistency design mapping (rule checks)
- Multiple concurrent user
- Maintenance

### Challenge 2: Automation

- Architectural Vulnerability Factor (AVF)
- Failure Mode Distribution
- Safeness for permanent faults
- Integration with Verification and Implementation tool

#### Challenge 3:

Supporting evidence for ISO 26262 (work products)

- Fully traceability and connection with Requirement Management System (RMS)
- Failure Mode and Safety Mechanisms library compliant to ISO-26262
- Versioning & review workflow

Productivity Reduced engineering effort



Efficiency Optimized TAT and PPA

Confidence Traceability and Safety Compliance





### FuSa Verification Challenges

#### Challenge 1: Complexity & Scalability

- FuSa adds significant overhead to verification
- Scalability of solution for large SoCs
- Tool guided analysis for diagnostic coverage closure

#### Challenge 2: Throughput

- Runtime and Compute Power
- Deployment of the correct tools at the appropriate stage of verification
- Automation of multiple technologies

#### Challenge 3:

Supporting evidence for ISO 26262 (work products)

- Traceability of activities
- Connection to analysis tools for FMEDA calculation
- Deployment of certified tools and toolchains

Productivity Reduced engineering effort



Efficiency Optimized TAT and PPA

**Confidence** Traceability and Safety Compliance





### FuSa Implementation Challenges

Synopsys Solutions Based on Safety Specification Format (SSF) & EDA



DECEMBER 6 - 7, 2022



### A Holistic Solution: Flows and Interoperability



#### Languages and Format for data exchange







### Synopsys Engines and Flows for Design-For-Safety













#### Safety is the Reduction of Risk Caused by Electric and Electronic Systems Malfunctions





### Risk of Systematic Faults Is Minimized Processes, Knowledge, Certified Tool Chains



A function can't be considered safe if it is buggy in an unknown way Use **state of the art tools** and **techniques for verification** 

- Design architecture, modeling and implementation must follow best practices
- Design Failure Mode and Effect Analysis (DFMEA) must be used to recognize and evaluate potential systems, products, or process systematic failures and to define the corresponding mitigation measures
- Functional verification must be more thorough and rigorous
  - Mandatory to know the limitations of the verification techniques and to combine them
- Functional and safety requirements must be tracked and linked to the actual design specification and functional verification
- Tools and processes must be evaluated
  - Both dynamic and formal functional verification must be qualified





### Synopsys: Design with the Highest Confidence Level!



SYSTEMS INITIATIVE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

### Summary

- EDA beyond PPA...introducing new metrics
- EDA Solution for Functional Safety
  - Random and Systematic Failures
  - Analysis, Implementation and Verification
  - Tool certification
- Functional Safety methodologies are still evolving
  - Synopsys is focused on innovation
  - And interested in collaborating with partners











### Early RTL fault injection for automotive ASIL D sensors

Paul Baron, Digital Design Engineer

Philippe Laugier, Digital Competence Center manager



### Our activities have high safety needs

- Magnetic position sensors
- Inductive position sensors
- Current sensors
- Pressure sensors
- Tire monitoring sensors
- Temperature sensors
- Optical sensors
- Sensor interfaces







### Automotive context

• IC complexity increase



#### • More safety critical applications (ADAS)

Average effort increase during design implementation of "low" complexity products in case ISO 26262 (functional safety) requirements are applied during the development



More time

needed





Houston, we have a problem!



200000 150000

50000



Less time available

### Our solution: A Platform approach

- A ready to use set of highly configurable components
- Components are assembled to realize the specified functionality
- Each component is "ASIL-D ready"







### Platform Pros and Cons

Constraints	Consequences	[mitigable] Threats		
	Not very fashionable			
"A kind of" Bottom-up approach	Components must exist <b>upfront</b>	Marketing good enough?		
	Components must be highly configurable	Development time overhead?		
Company to not designed for a specific project	Impose a SEooC methodology	Area overhead?		
components <b>not</b> designed for a specific project	Cannot rely on another component			
Technology and layout agnostic	Impose a RTL fault injection	Results representivity vs. gates?		
RTL coding attention	From coding constraints up to coding obfuscation			

Method	Strengths	Notes/Threats	
	Results available [almost] at project start	Avoid late "bad surprises"	
Fault injection per component	Much faster than on the full circuit	seconds/minutes vs. hours/days	
	Ease development of complex components	"Russian dolls"	
RTL fault injection per component	Validate safety mechanism(s)	Gate coverage may be ≤ RTL coverage	
SEOOC	Project specific requirements give better results	e.g residual faults can become safe	
Final gate level fault injection campaign	Only to confirm estimated values	Minor differences	





### Block verification

- Safety Element out of Context (SEooC)
- Configurable independant safety level
- Fault injection on each block:
  - On RTL •

STEMS INITIATIVE

- Documented safety hypotheses
- SPFM target: 100%, LFM target: 90%
- All faults injected
- Out-of-context approach
- Reuse of shared verified sub-blocks (registers with parity, safe counters, etc...)



Out-of-context fault injection flow



### Top verification

- Known context (technology, safety goal, safety margin, etc...)
- Configured safety level of blocks according to needs
- Fault injection on top:
  - On RTL -> to get early estimation
  - On Gates -> to confirm results
  - SPFM and LFM targets according to ASIL level
  - Statistical approach for injected fault sample
  - In-context approach of a typical application
- Reuse of platform blocks already checked
- Custom blocks development respects platform rules



In-context fault injection flow





### Metric customization

- SPFM can be split into:
  - Safeness:
    - Proportion of safe faults (≈50%)

-> Check that top testcase gives enough stimulus

• Diagnostic coverage:

Proportion of detected faults among unsafe faults







### Fault injection on RTL and Gate Level

- For blocks:
  - RTL coverage  $\approx$  Gate coverage  $\pm$  5%
- For top:
  - RTL coverage  $\approx$  Gate coverage  $\pm 1\%$
- Accurate RTL coverage thanks to:
  - Multiplicity and diversity of blocks
     -> Averaging tendency
  - Z01X optimizations (pruning, testability, etc...)
    - -> Mimic synthesizer optimization









	Platform's block	Project's top
Fault population	RTL, all faults	RTL and Gate Level, sampled faults
Strategy	Improve safety mechanisms and add hypotheses until all faults are detected	Check metric targets in typical usecases
Flow	<i>Out-of-context check for full coverage</i> (injected as Residual)	In-context check for project target (injected as Safe)
Typical fault amount	100 - 5,000	10,000 - 30,000 for RTL 50,000 - 200,000 for Gate Level
Typical runtime	≈ 10 min	≈ few hours







DECEMBER 6 - 7, 2022

### Questions?







### Mitigating Soft Error Impact on System Dependability

Ghani Kanawati, Technical Director of Functional Safety, Arm



### Agenda

- Introduction/Problem Statement
- Identification of Critical Registers
- Automatic Insertion of Error Detection Codes with SSF
- Proposed Customer Flow with SSF
- Parity Insertion on Arm Design
- Summary







### Introduction/Problem Statement



### Arm IP is Ubiquitous Throughout Industry

#### Infrastructure



Client





#### Mobile



#### Wearables





### Market Segment Dependability Requirements

Different Segments have different Dependability Requirements

- Arm targets IP for many different markets
  - Each market can have its own standard for compliance
- Arm IP is developed to be configurable.
  - Same core, different use case
  - Heavy customisation and configuration would be necessary to deliver a compliant IP for use in automotive as well as Industrial application
- Not feasible for Arm to model all of these different use cases

#### Automotive

Autonomous driving



Industrial Factory Automation



**Consumer** Domestic Robots





### Current Arm IP Release Flow

IP Protection for Dependability



- Arm will insert SMs at the IP RTL level
- Examples
  - ECC
  - Parity on large Register Files
- Arm Software Test Library (STL)
  - SW safety mechanisms targeting permanent faults
- Arm define additional SM requirements for customer insertion at SoC level (Assumptions of Use)
- Examples
  - DCLS
  - Watchdog timer/monitoring around IP
  - IP register hardening (SEU tolerant)/Parity
- Arm also highlight potential areas of weakness
  - Recommend further analysis by customer depending on use case



### Assumption of Use (AoU) - Limitations

- AoUs are costly to implement at the customer SoC level
  - High Area Overhead
  - SMs not efficient
- Register hardening/Parity insertion throughout IP
  - Customer may not accept 100% hardening due to PPA limitations
  - Customer will need to do further analysis to find critical registers



#### DCLS has High Area Overhead



Register hardening throughout the core has limitations for PPA







### Identification of Critical Registers



### Identification of Critical Registers Shift Left Solution

• Need a shift left to enable customers to identify critical registers in IP based upon unique use case



Use TestMAX FuSa to identify critical registers in Arm IP



Use Fusion Compiler to insert parity into design

- Advantages
  - No costly SOC level solutions
  - Better PPA tailored to customer use case
  - Efficient SM insertion





### Solutions Methodologies: TestMAX FuSa

Fast static analysis to drive design changes for FuSa & Reliability improvement



- Fast early Dependability metrics calculation
  - Diagnostic Coverage (DC)
  - Single Point Fault Metric (SPFM)
  - Failure Mode Distribution (FMD)
- Shift-left analysis performed at RTL and netlist
  - Report a priority list of registers with higher vulnerability to soft errors
- Vector-less does not require testbench
  - Option available to run with vectors through FSDB input
- Scales to very large designs
  - Runs in hours on hundreds of millions of gates
  - Can be run at hierarchical level and not limited to block level





### TestMAX FuSa static analysis

Fault Propagation based on probabilities

- TestMAX FuSa calculates controllability and observability probabilities of logic nodes in a design
- Does not require testbench stimuli
- Observation points can be specified at top-level port or hierarchical pin or net
  - Ability to black box modules protected via ECC
- Ability to identify fault sensitive aspects of the hardware
- Report a priority list of registers with higher vulnerability to soft errors

#### **Calculation of Soft Error Failure**

Static analysis: controllability calculation



Static analysis: observability calculation







### TestMAX FuSa Calculates SPFM & Reports Register Contributions

<pre>####################################</pre>	<pre>####################################</pre>				
<pre># Parameter values : 'ser_control_sequential_depth' : 100 'ser_observe_nsr_initial_value' : 0.5 'ser_propagation_difference_threshold: 5 'ser_register_report_top_contributors: 1e+02</pre> # Note: Top N percent contributors are reported in this report if N percent # count is less than 500 ###################################					
<pre># Top module : 'core_cascade' ####################################</pre>	mbda_reg DC Probability Contribution % Cumulative- Register Contribution %				
1         N         0.010000         0.010         53         1         N         0.010000         0.01           2         N         0.010000         0.010         54         2         N         0.010000         0.01           3         N         0.010000         0.010         55         3         N         0.010000         0.01           4         N         0.010000         0.010         55         3         N         0.010000         0.01           5         N         0.010000         0.010         56         4         N         0.010000         0.01           6         N         0.010000         0.010         57         5         N         0.010000         0.01           7         N         0.010000         0.010         57         5         N         0.010000         0.01           8         N         0.010000         0.010         59         7         N         0.010000         0.01           9         N         0.010000         0.010         60         8         N         0.010000         0.01	010000       0.000000       1.000000       0.085034       0.085034       core_cascade.agu.XAB_DFF.\q_reg[0         010000       0.000000       1.000000       0.085034       0.170068       core_cascade.agu.XAB_DFF.\q_reg[1         010000       0.000000       1.000000       0.085034       0.255102       core_cascade.agu.XAB_DFF.\q_reg[2         010000       0.000000       1.000000       0.085034       0.340136       core_cascade.agu.XAB_DFF.\q_reg[3         010000       0.000000       1.000000       0.085034       0.425170       core_cascade.agu.XAB_DFF.\q_reg[4         010000       0.000000       1.000000       0.085034       0.510204       core_cascade.agu.XAB_DFF.\q_reg[5         010000       0.000000       1.000000       0.085034       0.595238       core_cascade.agu.XAB_DFF.\q_reg[6         010000       0.000000       1.000000       0.085034       0.680272       core_cascade.agu.XAB_DFF.\q_reg[7				



Ę





### Automatic Insertion of Error Detection Codes with SSF



### Synopsys Safety Specification Format (SSF)

- What is SSF?
  - Common commands supported by all relevant Dependability tools in digital implementation flow
- Why was SSF created?
  - Capture Dependability intent and implementation at various stages of the design
- What does it look like?
  - Intent: define type of SM (create\_\*\_rule) to protect certain element (set\_\*)
  - Implementation: track elements of inserted SM (mark\_\*)
- What value does SSF add?







Confidence Traceability and Safety Compliance









### Error Code (EC) Handling with SSF



SSF Support through all implementation stages/engines - Maintains QOR

#### SSF Driven EC Synthesis

Type: ECC/EDC/Parity Correction/Error Signal Synthesis

#### SSF Driven CMI Minimization

EC Register Separation EC Isolation





## Error Code Handling with SSF create\_safety\_error\_code\_rule (SSF)

- A safety error code rule is an abstract object that captures information about how to handle ECs
  - ECs can be encoded with even/odd parity, EDC (Hamming2) or ECC (Hamming3)

#### create\_safety\_error\_code\_rule





### Error Code Handling with SSF

set\_safety\_error\_code\_rule and mark\_safety\_error\_code (SSF)

- The set\_safety\_error\_code\_rule applies the error code rule to a register bank or bus fabric in the design
  - It sets intent for simulation and insertion
- The mark\_safety\_error\_code command identifies existing ECs in the design (RTL or netlist)
  - The command will be auto created during physical implementation from the applied intent

#### set\_safety\_error\_code\_rule

```
[-requirement_id <string>]
-rule <rule_name>
-data <signal to be encoded>
```



[-error\_signal <pin\_port>]
[-correction\_signal <pin\_or\_port>]

#### mark\_safety\_error\_code

-name group\_name
[-requirement\_id <string>]
-rule <rule\_name>
-data <encoded signals>
[-checkbits <generated checkbits>]
[-error\_signal <pin\_port>]
[-correction\_signal <pin\_or\_port>]







### Proposed Customer Flow with SSF



### Proposed Customer Flow with SSF



SYSTEMS INITIATIVE





### Parity Insertion on Arm Design



# Parity insertion on Arm design using SSF

- hntelp\_vector, large block from hunter\_elp design
  - 2.5M Instances
  - tsmc cln05
- Requirement to insert parity on all registers in u\_ct hierarchical block
  - 150,757 standard cells
  - 14,507 registers









### Parity insertion on Arm design using SSF Safety Specification Format (SSF)

- SSF File
  - Single input file to Fusion Compiler to drive FuSa Intent
- Parity Insertion Format

Odd Parity

Slice size of 8 bits

Applied to registers in hierarchical block u\_ct

#### Error signals to top level port



ssf\_version 1.1

create\_safety\_error\_code\_rule -name
error\_rule1 \

-type odd\_parity  $\setminus$ 

-sequential  $\$ 

-slice\_size 8

set pin [get\_objects\_for\_safety -pattern
u\_ct/\*reg\*/Q -object\_type pin]

set\_safety\_error\_code\_rule \
 -rule error\_rule1 \
 -data \$pin \
 -error\_signal\_sec\_err



### Parity insertion on Arm design using SSF Error Code Placement and Logical Representation



EC placement (~3000 groups)

Single group placement













### Parity insertion on Arm design using SSF Dependability Report

• Dependability report performs checks on all inserted safety mechanisms

Statistics - passed/failed

• > report\_safety\_status

type	category	total	passed	failed
====				======
SR	safety register rules	0	0	0
SR	safety register groups	0	0	0
SC	safety core rules	0	0	0
SC	safety core groups	0	0	0
SC	safety cores	0	0	0
FSM	failsafe FSM rules	0	0	0
FSM	failsafe FSM groups	0	0	0
SEC	safety error code rules	1	1	0
SEC	safety error code groups	2966	2966	0





# Parity insertion on Arm design using SSF Flow Results

• Fusion Compiler baseline and parity flow QOR results

	WNS	TNS	NVE	Util	StdCelllArea	StdCells	Total, uW	Leakage, uW	DRCs	Shorts
Baseline	-0.0083	-0.0271	8	0.6184	278062	2262906	5.01E+04	4.90E+04	356	1
Parity	-0.0111	-0.0726	37	0.6228	280037	2299896	5.55E+04	5.45E+04	419	1

2,966

#### • EC Group metrics

- Registers in u\_ct hierarchy (pre-insertion): 14,507
- EC Groups Inserted:
- Data + parity registers in EC Groups: 17,473

#### • EC Group bit slice distribution

Group Count with 1 bits: 704
Group Count with 2 bits: 164
Group Count with 3 bits: 19
Group Count with 4 bits: 546
Group Count with 5 bits: 71
Group Count with 6 bits: 401
Group Count with 7 bits: 15
Group Count with 8 bits: 10,046







### Summary



### Summary

- Arm dependability flows require partnership with customers in handling soft error protection
  - TestMAX FuSa can be used at the RTL phase to identify critical registers and pass them on to Implementation for conversion to Error Codes during Synthesis
- Arm Design
  - Native Error Code insertion during synthesis was demonstrated on Arm design using SSF intent
  - Error Code density within the hierarchy was as expected
  - Neutrality in QOR compared to baseline was demonstrated
- Next Collaboration Steps
  - Identify critical registers using TestMAX FuSa and pass to implementation via SSF
  - RTL to gate Formal Equivalence Check using Error Code virtualization in reference
  - Integration into Arm customer reference flows







DECEMBER 6 - 7, 2022

### Questions?

