

Acceleration of product and test environment using SystemC-TLM


Florian BARRAU, Alexandre PICCINI, Alexandre NABAIS
– Schneider Electric

Mark BURTON, Luc MICHEL, Clement DESCHAMPS –
GreenSocs

Agenda



- Overview
- Virtual Platform of the Product (VP-P)
- Virtual Platform of the Testers (VP-T)
- Proof Of Concept with TestStand
- Conclusions

Overview (1)



Hardware




Overview (1)



Hardware

Software

Overview (1)



Wait

Provide






Hardware

Software

Product or Prototype

Product Development

Overview (1)



Hardware

Software







Product or Prototype

Product Verification

Product Development

Test Equipment + Sequences Development

Overview (1)



Hardware

Software

Product or Prototype


Product Verification

Product Development


Test Equipment + Sequences Development

Problem Statement : Can we optimize this engineering flow ?


Overview (2)




Overview (2)




Overview (2)




Overview (2)




Overview (2)




Overview (2)




Overview (2)







Overview (3)



Overview (3)



Overview (4)



Hardware

Software


Product or Prototype

Product Verification


Product development

Test Equipment + Sequences Development

Overview (4)




Overview (4)




Virtual Platform of the Product (VP-P)

- QEMU model CPUs
- SystemC model peripherals
- QEMU + SystemC Handshake
- Some Models can communicate to the real-world (ethernets, UARTs)




Virtual Platform of the Testbench (VP-T)

- Generates signals on models
- Triggered through JSON Command Line
- Accessible with TCP





Demonstrator to prove the concept

Real-World
TestStand sends test
sequences and command test
equipments on the real
product





Demonstrator to prove the concept

Real-World
TestStand sends test sequences and command test equipments on the real product



Using Virtual Platforms
TestStand Communicates with a remote PC w/VPs.




Demonstrator to prove the concept

Real-World
TestStand sends test sequences and command test equipments on the real product

Config change to switch between the two configs

Using Virtual Platforms
TestStand Communicates with a remote PC w/VPs.



Results

- Engineering Optimized on a 6 months project
 - 1 month gain for software bugs tracked in advance (VP-P gain)
 - 2 month gain for test sequences preparation (VP-T gain)
- Bonus : Same advantages as classical VP-P approach but **with virtual verification included** :
 - Reusability
 - Verbosity
 - No risk for human
 - Unlimited instantiation of VPs (**10k€ - 70k€ of hw for testbench duplication**)

Limitations

- SystemC-TLM LT models ↔ Timing Inaccurate ↔ Limited to **functional** product verification.
- Tests limited to firmware functions of the product (no mechanics, hydraulic tests)

Questions

Finalize slide set with questions slide