



MUNICH, GERMANY OCTOBER 15-16, 2024

A Software infrastructure for Hardware Performance Assessment



Ingo Feldner Axel Sauer

Tim Kraus



Looking back...



- 15 years+ experience in applying models for SW development
- Covered various use-cases throughout the development cycle
- Added HW details for early IP verification
- Main model drawbacks encountered:
 - Availability
 - Cost
 - Mismatch to HW
- Performance Assessment poses even more challenges on application of simulation technology











Situation Today



- Fragmented simulation landscape hinders broad adoption due to proprietary data formats and interfaces
- Reduced effectiveness and efficiency with complex business setups and long contractual lead times
- Missing flexibility, high invest into proprietary vendor setup, resulting in high risk of lock-ins



What do we need?



RISTAN

- Improved and highly automated integration on defined data formats
- Definition of secure execution, data access rights and collaboration models
- Support of multi-vendor, multi-tool setups tailored to customer needs
- Scalable business models fitting to on-demand use of simulation artefacts





Seamless cross-vendor integration against open APIs/DSLs is key to scale simulation technology

IMPORTANT: SUNRISE is not a tool, it's a set of APIs and data formats

SYST





For more details on API and data formats attend SUNRISE paper presentation:

Session 4D: Deployment of containerized simulations in an API-driven distributed infrastructure









- Role-based approach for representing responsibilities
- REST APIs for exchange of data and web-based interaction
- Containers for defined integration into cloud and on-premise use-cases



Demo: Evaluation of MINRES TGC core with SUNRISE



- Demonstrating explicit calls to EvalAPI REST interface via the SUNRISE Client Python package
- Use-Case: Performance assessment of the MINRES RISC-V TGC5 VP core
 - Simulation container prepared by MINRES and integrated according to SysAPI requirements
 - Evaluation of performance done by RB with Jupyter Notebook as user frontend







Challenges

- Definition and acceptance of APIs and DSLs
- Secure Execution and data exchange
- Protection and consideration of IP rights
- Flexible business models and licensing
- Eligibility to access to results
- Co-existence of legacy setups (e.g., assembly, data formats)
- Separation of tooling and IP
- Debugging complex infrastructure setups





What do we have?

- Integrator API:
 - Commercial and open-source integrations available
 - Formats for describing Systems and Configurations of platforms
 - Integration user guide
- Evaluation API:
 - Simulation of containerized platforms
 - Definition of basic result formats
 - On-premise and cloud services used



What's next?

- RB is currently investigating possibilities for disclosure of SUNRISE
- Adding more partners willing to contribute and build community. Interested?
- Continue work on assembly and analysis APIs together with partners
- Realizing PoCs by adding more IPs to demonstrate scalability and efficiency



Summary

- The goal of SUNRISE is to enable an efficient, scalable and technology-agnostic methodology by applying established SW methods to HW assessment
- Defined and reproducible ways of collaboration on premise and/or in the cloud
- SUNRISE applies modern SW techniques to improve the timely application of models and tools throughout the design process
- SUNRISE requires an open-source mindset focused on flexibility and ease of integration of existing IP and tool solutions







Questions



This work has been developed in the project MANNHEIM-FlexKI. MANNHEIM-FlexKI is funded by the German Ministry of Education and Research (BMBF) (reference numbers: 01IS22086A-L). The authors are responsible for the content of this publication.

TRISTAN RISC-V

BOSCH

The TRISTAN project, nr. 101095947 is supported by Chips Joint Undertaking (CHIPS-JU) and its members Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey and including top-up funding by Federal Ministry of Education and Research, BMBF (Germany).

a





Efficient Workflow using Verilator for Processor Benchmarking in SystemC-based Automotive SoC Platforms



Johannes Sanwald, Andreas Mauderer, Mohammad Badawi, Javier Castillo, Jan-Hendrik Oetjens Andreas Wieferink, Maryam Keeley, Tim Kogel



Motivation & Goal

Motivation

- Increasing complexity of software in automotive edge devices
- Variety of processor IP through emergence of new architectures like RISC-V

Goal

- Rapid, efficient, and precise performance assessment and design exploration
- Usable with all processor cores, independent of vendor and architecture













State of the Art

- Full RTL simulation
 - Cycle accurate
 - High effort to integrate processors and to model peripherals, low simulation speed
- Co-simulation of RTL and SystemC
 - + High accuracy, easier modeling of peripherals
 - High maintenance and integration effort for two simulation environments
- SystemC simulation of ISS or SystemC processor model
 - + Established approach: Addressing fast, yet accurate, architecture exploration
 - Easy integration and modeling of peripherals
 - Processor integration still poses obstacles:
 - Interfaces not standardized, different TLM protocols, no accurate timing
 - Limited availability of cycle-accurate models





Approach

- Workflow integrates verilated SystemC model of vendor supplied RTL
 - Addresses limited availability of vendor supplied SystemC models
 - Enables timing accurate communication
 - Compatible with all processors implementing AMBA-compliant interfaces





18

20

DESIGN AND VERIFICAT

Application Example – CVA6 Dhrystone Benchmarking

- Open-source RISC-V core, maintained by OpenHW Group
- RV64-IMAC, 6 stage in-order pipeline
- I- and D-caches, with write-through policy
- AXI5 Interface for connection to memory and system
- Dhrystone Benchmark as proof of concept



"CVA6 RISC-V CPU," OpenHW Group, [Online]. Available: https://github.com/openhwgroup/cva6. [Accessed 22 June 2024]





Step 1 – Verilator and CVA6

- CVA6 exposes SystemVerilog packed structs as interface. We had to create a wrapper to expose the AMBA AXI bus signals as dedicated pins instead.
- Use Verilator to generate a SystemC model of the RISC-V core CVA6

			//axi_a
// AXT types			output
nonemeter types	ist packed	ſ	output
parameter type ax1_ar_crian_t = stru	ист раскей	1	output
logic [CVA6C+g.AxiIdWidth-1:0]	10;		output
logic [CVA6Cfg.AxiAddrWidth-1:0]	addr;		output
axi_pkg::len_t	len;		output
axi_pkg::size_t	size;		output
axi pkg::burst t	burst;		output
	lock:		output
avi nkgu cacha t	cache:		output
axi_pkgcache_c	cache,		output
axi_pkg::prot_t	proc;		// end
axi_pkg::qos_t	qos;		output
axi_pkg::region_t	region;		//axi_w
<pre>logic [CVA6Cfg.AxiUserWidth-1:0]</pre>	user;		output
},			output
parameter type axi aw chan t = stru	uct packed	{	output
logic [CVA6Cfg.AxiIdWidth-1:0]	id:		output
logic [CVA6Cfg AxiAddrWidth_1:0]	addr.		//end a
avi nkg. lon t	lon.		output
axi_pkgien_t	1en ,		//axi a
axi_pkg::size_t	size;		output
ax1_pkg::burst_t	burst;		output
logic	lock;		output
axi_pkg::cache_t	cache;		output
axi pkg::prot t	prot;		output
axi pkg::gos t	aos:		output
axi nkg: region t	region.		output
avi pkg. top t	aton.		output
avi hkk::aroh in in hi ht val	acop;		output
<pre>logic [CVA6Ctg.AxiUserWidth-1:0]</pre>	user;		output
}.			output

RISTAN

TUPS

////output noc reg t noc reg o, aw chan t aw; logic [CVA6Cfg.AxiIdWidth-1:0] axi aw id. logic [CVA6Cfg.AxiAddrWidth-1:0] axi_aw_addr, axi pkg::len t axi aw len, axi_pkg::size_t axi_aw_size, axi_pkg::burst_t axi_aw_burst, logic axi_aw_lock, axi pkg::cache t axi aw cache, axi pkg::prot t axi aw prot, axi pkg::gos t axi_aw_qos, axi pkg::region t axi aw region. axi pkg::atop t axi aw atop, logic [CVA6Cfg.AxiUserWidth-1:0] axi_aw_user, axi aw chan t aw, logic axi aw valid, v_chan_t w, logic [CVA6Cfg.AxiDataWidth-1:0] axi w data, logic [(CVA6Cfg.AxiDataWidth/8)-1:0] axi_w_strb, logic axi w last, logic [CVA6Cfg.AxiUserWidth-1:0] axi_w_user, axi_w_chan_t w, logic axi w valid, logic axi b ready, ar chan t ar, logic [CVA6Cfg.AxiIdWidth-1:0] axi ar id, logic [CVA6Cfg.AxiAddrWidth-1:0] axi ar addr. axi_pkg::len_t axi ar len, axi pkg::size t axi ar size, axi pkg::burst t axi_ar_burst, logic axi ar lock, axi pkg::cache t axi_ar_cache, axi pkg::prot t axi_ar_prot, axi pkg::qos t axi ar qos, axi pkg::region t axi_ar_region, - 20 logic [CVA6Cfg.AxiUserWidth-1:0] axi ar user,

DESIGN AND VERIFICATION



Step 2 – Synopsys Platform Architect Integration



systems initiative

BOSCH FISTAN SYNDPSYS®



Step 3 – Iterative Architecture Optimization Flow



22

Step 3 – Quantitative Performance Analysis and Optimization



- Root-cause analysis of performance issues using traces and statistics
- Interpretation of analysis views from CPU performance counters, interconnect, memory and flash subsystem







Application Example – Dhrystone Results

CVA6 Configuration	Cycle Count for 10 Runs	DMIPS/MHz
No Caches	17165	0,33
Write-through Cache	5167	1,10

CVA6 – Dhrystone Performance









Summary

- Proposal of an approach for rapid and efficient architecture exploration
- SystemC as simulation environment because of its efficiency and ease of modeling for complex peripherals
- Verilator used for generating SystemC processor models with timingaccurate interfaces from vendor supplied RTL
- Synopsys Platform Architect as SystemC integration and simulation platform, which provides pin-level to TLM transactors, peripheral IP blocks, and simulation and analysis tools







Outlook

- Study further processors and instruction set architectures
- Model full automotive system-architecture and compare with equivalent RTL simulation
- Integrate breakpoints and instruction stepping debug features





Questions



Acknowledgement

The TRISTAN project, nr. 101095947 is supported by Chips Joint Undertaking (CHIPS-JU) and its members Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Israel, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey and including top-up funding by Federal Ministry of Education and Research, BMBF (Germany).

BOSCH

SYNOPSYS[®]

SYST







MUNICH, GERMANY OCTOBER 15-16, 2024

Developing performance models using SystemC Rocco Jonack, MINRES Technologies Eyck Jentzsch, MINRES Technologies





Implementing ISS using DBT-RISE

- **D**ynamic **B**inary **T**ranslation **R**etargetable **IS**S **E**nvironment
- An Open-Source C++ environment to implement instruction set simulators (ISS) e.g. using CoreDSL
- DBT-RISE-CORE contains the core elements of DBT-RISE and as such is intended to be part of a target project
- Different backends can be used to adapt to requirements
- Plugins system allows easy extension
- Easy to embed into SystemC based models



DBT-RISE based Platform



Open-Source Infrastructure for <u>Dynamic Binary Translation</u> (jit compiling) for ISS









Adapter

DB

()

TGC-VP

UART

SERVER

GPIO



DBT-RISE - Plugins

- Existing Plugin infrastructure
- For example:
 - Instruction Tracing
 - Coverage Visualization with e.g. lcov

6 + C

Line data

113

- Profiling with kcachegrind
- Cycle Annotation
- Register Dumping



CONFERENCE AND EXHIBITION



DBT-RISE - Integration



- Works in any TLM2 based tool environment, e.g. Platform Architect
- Plugins allow tailored integration





DBT-RISE - Backends

- Backend defines execution speed
 - Each curve shows a different backend
- Speed is measured as MIPS as function of iterations over benchmark Drhystone
- JIT techniques optimize SW sections which are executed repeatedly



MIPS over Amount of Dhrystone Iterations





Performance Estimation

- No accurate performance (timing) estimates for ISS
 - ISA-level model: Correct functional behavior
 - Microarchitecture not considered
- PerformanceEstimator-Plugin
 - Observes instruction trace
 - Estimates timing based on microarch. information
 - Retarget via CorePerfDSL
 - Accuracy >99% @ up to 24 MIPS





.bin

CorePerfDSL

- Compact structural description
 - Non-functional
 - Focus on flexibility
 - *External models* to represent dynamic components (e.g. caches, branch pred.)
- Instruction-mapping to match components to instruction types
- Generator transforms to:
 - Single "max-plus" *scheduling function* for each instruction type
 - *Timing variables* to represent state of pipeline







Interconnect Models

- TLM to allow interoperability
- SystemC Components library comes with AT level implementations of common on-chip protocols
- CCI for configuration
 - Provides a standard layer, which some tools build upon
- SCV or LWTR for transaction recording
 - Some waveform tools for visualization are available that build on top of them
 - Text based analysis possible based on structured format
- SCC library for common elements and logging format





Memory Modeling

- Generic testbench component with AXI slave port
 - Configurable latency
 - No explicit behavior
 - Can be connected once modeled
- DRAMSys for improved accuracy in terms of performance



System Composition using PySysC

- Python Binding for SystemC
- Allows to compose systems using Python
- Beyond support for structural construction, simulation control and dynamic model parametrization should be supported
- Due to broad availability of Python integrations plenty of libraries can be used and combined
 - Computational models using numpy/scipy etc.
 - UIs and cockpits using GTK, wxWidgets or Qt



PySysC Example

- 1. Instantiation of a module
- Instantiation of a templated module
- 3. Named signal connection
- 4. TLM2.0 socket connection
- 5. Simulation run

from cppyy import gbl as cpp from cppyy.gbl import sc core from pysysc.structural import Connection, Signal, Module, Simulation # loading required libraries # instantiating modules clk gen = Module(cpp.ClkGen).create("clk gen") ## (1) initiator = Module(cpp.Initiator).create("initiator") memories = [Module(cpp.Memory).create(name) for name in ["mem0", "mem1", "mem2", "mem3"]] router = Module(cpp.Router[4]).create("router") ## (2) # creating connections clk = Signal("clk") .src(clk gen.clk o) .sink(initiator.clk i) ## (3) .sink(router.clk i) [clk.sink(m.clk i) for m in memories] Connection() .src(initiator.socket) .sink(router.target socket) ## (4) [Connection() .src(router.initiator socket.at(idx)) .sink(m.socket) for idx,m in enumerate(memories)] # run simulation sc core.sc start() ## (5)





Tracing

- Comprehensive tracing allows thorough analysis
- Choose the right formats
 - Waveform tracing using efficient implementation and FST format
 - Transaction tracing using Light weight transaction recording (LWTR)
- Python allows easy post-simulation analysis
 - Pyfst, cbor2 to read FST & LWTR recordings
 - Numpy, Pandas to analyze the trace events
 - Plotly/Dash to visualize



Analysis of simulation results

- The goal of model simulations is the result analysis
- Type of analysis depends on accuracy of model
 - Latency, bandwidth only with cycle accurate/approximate models
 - Cache statistics only when caches are modeled
- Common, open-source formats for tracing are important
 - VCD, FTS for signals
 - Transaction tracing using LWTR
- Reuse of existing frameworks for visualization, post processing and dashboarding
 - Dash, OpenSearch





Dashboards

- Trace analysis output can be used by opensource visualization tools like dash
- Python libraries allow simple analysis and even simulation control interfaces



- Info: printCSV took 0.02 sec
- Info: SCV_analyzer took overall 11.10 sec





Correlation

- Correlation against RTI models
- Waveform Analysis Language (WAL) to the rescue
 - Allows to abstract from signals to transactions





Open-soure offerings I

- SystemC Components Library (SCC) <u>https://github.com/Minres/SystemC-Components</u>
- PySysC: Python bindings for SystemC, adopted by Accellera <u>https://github.com/Minres/PySysC/</u>
- CoreDSL: a language to describe ISAs for ISS generation and HLS of RTL implementation

https://minres.github.io/CoreDSL/



Open-soure offerings II

- DBT-RISE: a library for rapid implementation of ISS/VP using dynamic binary translation <u>https://git.minres.com/DBT-RISE/</u>
- DBT-RISE-RISCV: application of CoreDSL & DBT-RISE for RISCV <u>https://github.com/Minres/DBT-RISE-RISCV</u>
- Model code generation for VP based on industry standards like SystemRDL https://github.com/Minres/RDL-Editor
- Utility tools & libraries for VP modeling <u>https://github.com/VP-Vibes/VPV-Peripherals</u>



Questions?



