

2026
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
UNITED STATES

SANTA CLARA, CA, USA
MARCH 2 - 5, 2026

Optimizing Functional Fault Grading Flow for Memory Designs

Euisang Yoon, Arun Gogineni, Saurabh Srivastava, Eunjong Oh, Seongwook Lee, Sungyun Yoo, Geonbeom Kwon, Yoseop Lee, Hyojin Choi

Samsung Electronics Co., Ltd,
SAMSUNG

Siemens EDA
SIEMENS

Agenda

Introduction

Background

Proposed Approach

Case Study and Results

Conclusion

Introduction

- Continuous process scaling leads to a higher frequency of **random defects**.
- **Testing peripheral circuits of memory devices** relies heavily on **functional test patterns**, requiring quantitative evaluation of their defect detection capability.
 - Scan-DFT is impractical for memory designs due to area, routing, power, and cost penalties.
- This work proposes a **suite of optimization techniques** to accelerate functional fault injection simulation.
 - The techniques are implemented in a commercial simulator and validated on a production-grade NAND Flash design.
 - Experimental results show up to 3.7x reduction in total simulation time.

Motivation & Our Approach

- Exhaustive fault simulation is infeasible for modern memory peripheral circuits, as the fault count exceeds 10M, leading to a computational explosion.
 - Conventional fault simulation scales poorly.
 - Parallel execution alone is insufficient for large memory designs.
- A scalable solution must reduce simulation workload before and during execution.
 - Our approach combines static filtering, clustering, design pruning, stimulus grading, and dynamic optimization to make function fault grading practical.

Functional Fault Grading Workflow



Functional Fault Grading Workflow – Detailed-1

Fault-list Generation

Static Fault Optimization

Fault Collapsing

- Device Level Collapsing
- Functional Level Collapsing

Untestable Fault Filtering


- Single-Stage
- Multi-Stage

Dynamic Fault Optimization


- Injection Based Optimization
- Propagation Based Optimization

Static Fault Optimization

- Fault Collapsing




Equivalent Faults : $A-SA1=C-SA1=B-SA1$ Primary Fault : $B-SA1$




Equivalent Faults : $A-SA0=B-SA0=D-SA1=E-SA1$ Primary Fault : $E-SA1$

Group equivalent faults and define primary faults

- Untestable Fault Filtering




Untestable Faults : $QB-SA0, QB-SA1$



Untestable Faults : $A-SA0, A-SA1, B-SA0, B-SA1, C-SA0, C-SA1$

Define and remove untestable faults

Dynamic Fault Optimization



Not Injected Fault : C-SA0

Not Propagated Faults : A-SA0, A-SA1, B-SA0, B-SA1,
D-SA0, D-SA1

Define Unobserved Faults on stimulus behavior – Not Injected, Not Propagated

Functional Fault Grading Workflow – Detailed-2

Fault Injection Simulation

Fault Clustering

- Injection Based Optimization

Design Pruning


- Propagation Based Optimization

Dynamic Stimulus Grading

- Injection Based Ordering

Fault Clustering and Design Pruning


- Fault Clustering



□ : design
* : fault injection point

Group faults by injection point-based structure


- Design Pruning



■ : pruned design
* : fault injection point

Trim the design by logic cone analysis of the fault propagation path

Dynamic Stimulus Grading



- *Rank and order multiple test patterns based on the fault injectability*
- *Dynamically re-rank test patterns as accordance of updated remaining faults*

Dynamic Stimulus Grading

- example

Total faults : 15,000

Rank	Stimulus	Injectable Count
1	TB_C	12,000
2	TB_A	8,000
3	TB_E	7,000
4	TB_B	4,000
5	TB_D	3,000

Run for
TB_C
completed.



Detected faults : 4,000
Remaining faults : 11,000

Rank	Stimulus	Injectable Count
1	TB_E	5,000
2	TB_A	4,000
3	TB_B	3,000
4	TB_D	2,000

Run for
TB_E
Completed.



Detected faults : 8,000
Remaining faults : 7,000

Rank	Stimulus	Injectable Count
1	TB_D	1,500
2	TB_B	1,000
3	TB_A	500



Next run
For
TB_D

Functional Fault Grading Workflow – Detailed-3


Analysis / Debug

Visualized Fault Debugger

- Multiple Faults Analysis
- Blocking Net Analysis
- Deviating Path Analysis

Visualized Fault Debug

- Aspect of fault propagation and blocking



Blocking net analysis can help changing the design to increase coverage

Visualized Fault Debug

The screenshot displays a digital design tool interface with several key components:

- Source Code Editor:** Shows Verilog code for a component named `GenericToTransport.urep`. A yellow vertical line highlights a specific line of code: `Clr <= #0.001 (1'b0);`.
- Logic Cone Analysis:** A window titled "Logic Cone - 0" shows a circuit diagram with a central circle labeled "C" (CLR). It includes inputs like "0->1/0 Reset" and "0 Set", and outputs like "RegIn 0".
- Fault List:** A table listing various fault nodes, their IDs, types, and resolutions.
- Blocking Nets / Deviating Ports:** A window showing a blocking net: `Specification_Architecture_Structure.initiatorSocket0_I_main.DuplicateIP.GenericToTransport`.


Fault resolutions

Logic cone analysis

Blocking nets / deviating ports

Case Study

- NAND Flash Memory
 - Peripheral logic instance
 - 7 functional testbenches written for test



Results


- Fault-list Optimization – Static and Dynamic

Fault population reduced to 40.4% of its original size

		Number of Faults						
Total Faults		5,302						
Statically Optimized Faults	Collapsed Faults	2,278						
	Untestable Faults	36						
Primary Faults (statically active)		2988 (56.4%)						
Dynamically Optimized Faults		TB1	TB2	TB3	TB4	TB5	TB6	TB7
	Not Injectable Faults	494	728	667	649	509	503	507
	Blocked Faults	246	278	272	287	260	244	262
Primary faults (statically and dynamically active)		2,248 (42.4%)	1,982 (37.4%)	2,049 (38.6%)	2,052 (38.7%)	2,219 (41.9%)	2,241 (42.3%)	2,219 (41.9%)

Results

- Run Time improvement with flow optimizations



Conclusion

- The optimization techniques are integrated into a fully automated flow
- The proposed methodology is applicable to production-grade NAND Flash memory designs
- The approach is scalable to the other memory designs, logic designs, and full SoC designs
- The methodology is also applicable to Functional Safety and Silent Data Corruption (SiDC) evaluation use cases

Questions

Thank you!