



Exploring UVM TLM2 based Sequence, Sequencer and Driver in UVM

N Goyal, J Refice
Nvidia Corporation




What is TLM1 and TLM2?

- TLM (Transaction Level Modeling)

	TLM1	TLM2
Data Passing	Pass by value	Pass by reference
Transaction	User-defined	tlm_generic_payload
Connection	Ports	Sockets
Features	Simple, message-passing	Completion semantics, phase/time awareness and interoperability


Sequence- Sequencer Communication



Sequencer – Driver Communication

- Special interface `uvm_seq_if_base#(T1,T2)`
- Methods:
 - `get_next_item()`, `try_next_item()`
 - `item_done()`
 - `put_response()`

What exists today?



Why couldn't we use TLM1?

- Bi-directional handshake
- Late randomization
- Response Item

TLM2 Protocol

- Sockets
 - `uvm_tlm_initiator_socket`
 - `uvm_tlm_target_socket`
- Generic Payload
 - `uvm_tlm_generic_payload`
- Interfaces (blocking, non blocking)
 - Non –blocking (`nb_transport_fw/bw`) – with phase (`BEGIN_REQ`, `END_REQ`, `BEGIN_RESP`, `END_RESP`)
- Responses – `UVM_TLM_ACCEPTED`, `UVM_TLM_UPDATED`, `UVM_TLM_COMPLETED`

Why explore TLM2?

- Timing semantics
 - No delta cycles, non-blocking functions with begin-end
- Response mapping
 - Request and Response are a part of the payload
- Interoperability
 - Standardized communication

Proposed TLM2 protocol

- Initiator and Target Sockets
- New TLM2 payload class
- Use `nb_transport_fw/bw` interface
- Updated TLM2 phases

TLM2 payload class

```
class uvm_tlm2_sequence_payload #(type REQ=uvm_sequence_item, type
RSP=REQ) extends uvm_sequence_item;

// Request and Response item

REQ req_item;
RSP rsp_item;

//Add variable for the three calls

int pri_req = -1; // priority for wait_for_grant
bit lock_request = 0; // lock request for wait_for_grant

bit rerandomize = 0; // rerandomize request for send_request

endclass
```

Proposed TLM2 phases

```
typedef enum {  
    UVM_TLM2_SEQ_RELEVANT,  
    UVM_TLM2_SEQ_NOT_RELEVANT,  
    UVM_TLM2_SEQ_GRANTED,  
    UVM_TLM2_SEQ_BEGIN_REQ,  
    UVM_TLM2_SEQ_END_REQ,  
    UVM_TLM2_SEQ_BEGIN_RESP,  
    UVM_TLM2_SEQ_END_RESP,  
    UVM_TLM2_SEQ_ABORTED } uvm_tlm2_seq_phase_e;
```

Stages of the proposed TLM2 protocol

- Arbitration Stage
- Request Transfer Stage
- Response Transfer Stage

Proposed TLM2 protocol


- Arbitration Stage

- Request Transfer Stage


- Response Transfer Stage

```
typedef enum {  
    UVM_TLM2_SEQ_RELEVANT,  
    UVM_TLM2_SEQ_NOT_RELEVANT,  
    UVM_TLM2_SEQ_GRANTED,  
    UVM_TLM2_SEQ_BEGIN_REQ,  
    UVM_TLM2_SEQ_END_REQ,  
    UVM_TLM2_SEQ_BEGIN_RESP,  
    UVM_TLM2_SEQ_END_RESP,  
    UVM_TLM2_SEQ_ABORTED }  
uvm_tlm2_seq_phase_e;
```


Arbitration Stage




ARBITRATION STAGE




ARBITRATION STAGE




Request Transfer Stage




REQ TRANSFER STAGE



Response Transfer Stage




RESP TRANSFER STAGE




Mapping the proposed TLM2 protocol to the sequence-sequencer interaction


Mapping to Seq-Seqr



Mapping to Seq-Seqr




Mapping to Seq-Seqr




INITIATOR

TARGET




Mapping the proposed TLM2 protocol to the driver-sequencer interaction


TLM2 protocol for Sequencer - Driver




TLM2 protocol for sequencer-driver




TLM2 protocol for sequencer-driver



TLM2 protocol for sequencer-driver





TLM2 protocol for sequencer-driver



INITIATOR

TARGET





What did we observe?

- Current communication is TLM1-like at best
- TLM2 implementation will use non-blocking methods, more TLM2 phases and a new payload class
- Both the seq-seqr and seqr-drvr communication can be mapped to TLM2

Conclusion


- It is possible to move UVM sequence-sequencer and sequencer-driver communication to TLM2
 - Yes, it can be broken down to phases, have a payload class and communicate via non-blocking calls.
 - It will bring interoperability between language boundaries, like system C and system Verilog.
 - It will overcome the limitations of the current implementation

Q & A

Other Topics


- Driver and Sequencer Gaskets
- Another approach to Seq-Seqr TLM2 adoption

Sequencer and Driver Gaskets




Driver gasket

- TLM1 sequencer for the driver
 - `seq_item_pull_imp` with `sqr_if` functions
- TLM2 driver for the sequencer gasket
 - Target socket with `nb_transport_fw()` implementation



Sequencer gasket

- TLM2 sequencer for the driver gasket
 - `seq_item_port`
- TLM1 driver for the TLM1 sequencer
 - Initiator socket with `nb_transport_bw()` implementation




SEQUENCER

SEQUENCER GASKET

DRIVER GASKET

DRIVER



TLM 2

Another implementation for Seq-Seqr

- Keep the same TLM2 phases as of today
- Use different payload classes

SEQUENCE

SEQUENCER

DRIVER

