CONFERENCE AND EXHIBITION

EUROPE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

How the Right Mindset Increases Quality in RISC-V Verification

Philippe Luc, Director of Verification, Codasip

Salaheddin Hetalani, Field Application Engineer, Siemens EDA





RISC-V – Why is it important to today?

- Often called "open source"... but "open standard" is better
- Standardized ISA
 - With a wide range of extensions (FP, DSP, Vector etc.)
 - Ability to customize ISA for user applications
- Strong ecosystem
 - Tools support (LLVM, Lauterbach, IAR etc.)
 - Frameworks (Linux, Android, AI/ML, Hypervisor...)
- Both free (open source) and commercial cores





RISC-V in the future

- Market is pushing towards open standards
- Customers need a better way to address their applications
 - Additional RISC-V Extensions
 - Users doing their own customization of the ISA




Codasip supports the open ISA and has automation for customization





Codasip


We do RISC-V with a twist















Where to search for bugs



Everywhere

Lighted spaces





Customer request: Make an unbreakable chain


- RISC-V is open standard
 Same baseline ISA
 Optional standard extensions
 Custom extensions
 - Different microarchitectures
- Test the chain
 - Pull it
 - Shake it
- Check it is pulled and shaken








Verification flow: plugging the holes







Fix bugs, and improve verification





Codasip strategy with Siemens

- Codasip started using formal methodology thoroughly
 - Consistency checks
 - Siemens "Processor Verification App"
 - Dedicated OneSpin formal checker for RISC-V architecture



• For a first use Codasip tried in a core that was in development






OneSpin's industry proven solutions

The content of this article was presented at DVCon 2007 and is posted with DVCon's permission. Complete Formal Verification of TriCore2 and Other Processors	Complete Formal Verification of a Family of Automotive DSPs
Infineon	BOSCH Invented for life
RENESAS Formal Verification Applied to the Renesas MCU Design Platform	Complete Formal Verification of RISC-V Processor IPs for Trojan-Free Trusted ICs GOMACTech 2019






OneSpin's processor verification app – Flow







Processor verification app – GUI



SYSTEMS INITIATIVE



Processor verification app – Custom Instructions

ISA Custom Extensions - Instructions

Mnemonic	Decoding	Restrictions	Disassembly	Execution
CV.LB	imm[11:0] rs1/rd2 000 rd 0001011		cv.lb {rd},{imm	let addr : xlenbits = X(rs1) + EXTS(imm); X
CV.LH	imm[11:0] rs1/rd2 001 rd 0001011		cv.lh {rd},{imm	let addr : xlenbits = X(rs1) + EXTS(imm); X
CV.LW	imm[11:0] rs1/rd2 010 rd 0001011		cv.lw {rd},{imm	let addr : xlenbits = X(rs1) + EXTS(imm); X
CV.LBU	imm[11:0] rs1/rd2 100 rd 0001011		cv.lbu {rd},{imn	let addr : xlenbits = X(rs1) + EXTS(imm); X
CV.LHU	imm[11:0] rs1/rd2 101 rd 0001011		cv.lhu {rd},{imn	let addr : xlenbits = X(rs1) + EXTS(imm); X
CV.SB	imm[11:5] rs2 rs1/rd2 000 imm[4:0]		cv.sb {rs2},{imr	let addr : xlenbits = X(rs1) + EXTS(imm); n
CV.SH	imm[11:5] rs2 rs1/rd2 001 imm[4:0]		cv.sh {rs2},{imr	let addr : xlenbits = X(rs1) + EXTS(imm); n
CV.SW	imm[11:5] rs2 rs1/rd2 010 imm[4:0]		cv.sw {rs2},{imi	let addr : xlenbits = X(rs1) + EXTS(imm); n
CV.ADD.B	0000000 rs2 rs1 001 rd 1010111		cv.add.b {rd},{r	X(rd)=(X(rs1)[3124]+X(rs2)[3124]) @ ()
CV.ADD.S	0000000 rs2 rs1 101 rd 1010111		cv.add.sc.b rd, rs	X(rd)=(X(rs1)[3124]+X(rs2)[70]) @ (X(r
CV.ADD.S	000000 imm[0 5:1] rs1 111 rd 1010		cv.add.sci.b {rd}	X(rd)=(X(rs1)[3124]+EXTS(imm)[70]) @
CV.DOTUI	1000000 rs2 rs1 001 rd 1010111		cv.dotup.b {rd},	X(rd)=mul8(X(rs1)[70],X(rs2)[70])+mul8
CV.SDOTL	1010000 rs2 rs1 001 rd/rs3 101011		cv.sdotup.b {rd}	X(rd)=mul8(X(rs1)[70],X(rs2)[70])+mul8
	Add Instructio	n	Remove Instruct	ion(s)

Cancel Save





Processor verification app – Generated Assertions


I - Base Integer Ru chk.ops.RV32I.ECAL a open		Name	 Proof Status 	Witness Status	Case Split Status	Validity	nre Source	
 Properties Properties N C chk.ops.BUBBLE a Open Open		!	• ! <any stat="" td="" •<=""><td>! <any -<="" statu="" td=""><td>! <any status="" td="" •<=""><td>! <any td="" ∗<=""><td>!</td><td></td></any></td></any></td></any></td></any>	! <any -<="" statu="" td=""><td>! <any status="" td="" •<=""><td>! <any td="" ∗<=""><td>!</td><td></td></any></td></any></td></any>	! <any status="" td="" •<=""><td>! <any td="" ∗<=""><td>!</td><td></td></any></td></any>	! <any td="" ∗<=""><td>!</td><td></td></any>	!	
Interrupts -(N/chkops.BUBBLE_a) open		 Constraints 						
Interrupts - RV-chk.ops.INTR_Handle a RV-chk.ops.RV321/ARITH a RV-chk.ops.RV321/ARITH a RV-chk.ops.RV321/ARITH a RV-chk.ops.RV321/BRANCH a RV-chk.ops.RV321/BND a RV-chk.ops.RV321/BND a RV-chk.ops.RV321/BND a RV-chk.ops.RV321/BND a RV-chk.ops.RV321/MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVC.MP a RV-chk.ops.RVZ.Instr_CV_LB 2 a RV-chk.ops.RVZ.Inst		 Properties 						
Interrupts - RV_chk.ops.INTR_Handle_a open			open	open	open	up to date	core checker.sv:735	
Interfection RV chk.ops.RV32LARTH a open	Interrunts	RV chk.ops.INTR Handle a	open	open	open			
I - Base Integer RV_chk.ops.RV321ARTH_a open open<	interrupts		open		open		core checker.sv:734	
I - Base Integer RV_chk.ops.RV321.BRANCH_a open op			open		open			
I - Base Integer RV_chk.ops.RV32I.Debug.EBREAK_HaltReq_a open open <td></td> <td></td> <td>open</td> <td>open</td> <td>open</td> <td></td> <td></td>			open	open	open			
I - Base Integer RV_chk.ops.RV321.Debug.EBREAK_HatReq.a open		RV chk.ops.RV32I.Debug.EBREAK ForcedEntry	a open	open	open		core_checker.sv:757	
I - Base Integer RV_chk.ops.RV32I.EXAL_a open		RV_chk.ops.RV32I.Debug.EBREAK_HaltReg_a	open	open	open		core checker.sv:756	RV32IMC
Image: Normal and the system of the syste		RV chk.ops.RV32I.EBREAK BreakPoint a	open	open	open	up to date	core checker.sv:753	
Notice RV chk.ops.RV32LFENCE a open	I - Raso Intogor	RV_chk.ops.RV32I.ECALL_a	open	open	open	up to date	core checker.sv:752	Zicsr
RV_chk.ops.RV32I.JUMP_a open	i - Dase integer	RV_chk.ops.RV32I.FENCE_a	open		open		core checker.sv:749	
RV_chk.ops.RV 321.MEM_a open		RV_chk.ops.RV32I.JUMP_a	open	open	open		core_checker.sv:743	Zifencei
RV_chk.ops.RV32I.MEM_MultiAccess_a open open<		RV chk.ops.RV32I.MEM a	open		open		core_checker.sv:746	27
RV_chk.ops.RV321.WFI_a open <		RV_chk.ops.RV32I.MEM_MultiAccess_a	open	open	open		core_checker.sv:747	
M RV_chk.ops.RV32M.DIV_a open		RV_chk.ops.RV32I.WFI_a	open		open		core checker.sv:750	
Image: Non-state RV-chk.ops.RV32M.MUL_a open open<		RV_chk.ops.RV32I.xRET a	open	open	open	up to date	core_checker.sv:751	
C INV_chk.ops.RVC.ARITH_a open open <td< td=""><td>R/I</td><td>RV chk.ops.RV32M.DIV a</td><td>open</td><td>open</td><td>open</td><td>up to date</td><td>core_checker.sv:792</td></td<>	R/I	RV chk.ops.RV32M.DIV a	open	open	open	up to date	core_checker.sv:792	
RV_chk.ops.RVC.BRANCH_a open	IVI	RV chk.ops.RV32M.MUL a	open	open	open	up to date	core checker.sv:791	
RV_chk.ops.RVC.BRANCH_a open		RV chk.ops.RVC.ARITH a	open	open	open	up to date	core_checker.sv:905	
C RV_chk.ops.RVC.JUMP_a open o		RV_chk.ops.RVC.BRANCH_a	open	open	open	up to date	core_checker.sv:904	
RV_chk.ops.RVC.MEM_a open open open open open open open up to date core_checker.sv:906 X RV_chk.ops.RVC.MEM_MultiAccess_a open open open open open up to date core_checker.sv:907 X RV_chk.ops.RVX.instr_CV_LB_2 a open open open open up to date custom_extensions.sv:1802 RV_chk.ops.RVX.instr_CV_LB_a open open open open up to date custom_extensions.sv:1801 Zicsr & Zifencei RV_chk.ops.RVZicsr.CSRx_a open open open open up to date core_checker.sv:777 RV_chk.ops.XCPT IF ID a open open open open open up to date core_checker.sv:773	C	RV chk.ops.RVC.JUMP a			open		core checker.sv:903	Assertions
K RV_chk.ops.RVC.MEM_MultiAccess_a open open open open open up_to_date core_checker.sv:907 K RV_chk.ops.RVX.instr_CV_LB_2 a open open open open open up_to_date custom_extensions.sv:1802 RV_chk.ops.RVX.instr_CV_LB_a open open open open open up_to_date custom_extensions.sv:1801 RV_chk.ops.RVZicsr.CSRx_a open open open open open up_to_date core_checker.sv:777 RV_chk.ops.RVZifencei.FENCE_I_a open open open open open up_to_date core_checker.sv:773 RV_chk.ops.XCPT IF ID a open open open open open up_to_date core_checker.sv:737		RV_chk.ops.RVC.MEM_a	open		open		core_checker.sv:906	
X RV_chk.ops.RVX.instr_CV_LB_2 a open open open open open open up_to_date custom_extensions.sv:1802 RV_chk.ops.RVX.instr_CV_LB_a open open open open open up_to_date custom_extensions.sv:1802 Zicsr & Zifencei RV_chk.ops.RVZicsr.CSRx_a open open open open open up_to_date core_checker.sv:777 RV_chk.ops.RVZifencei.FENCE I_a open open open open open up_to_date core_checker.sv:773 RV_chk.ops.XCPT IF ID a open open open open open open up_to_date core_checker.sv:737			open		open		core_checker.sv:907	
Zicsr & Zifencei RV_chk.ops.RVZicsr.CSRx_a open open open open open up_to_date custom_extensions.sv:1801 RV_chk.ops.RVZicsr.CSRx_a open open open open open up_to_date custom_extensions.sv:1801 RV_chk.ops.RVZicsr.CSRx_a open open open open open up_to_date core_checker.sv:777 RV_chk.ops.XCPT IF ID a open open open open open open up_to_date core_checker.sv:773	X	RV_chk.ops.RVX.instr_CV_LB_2_a	open	open	open		custom_extensions.sv:1802	
ZICST & ZITENCEI RV_chk.ops.RVZifencei.FENCE a open open open up_to_date core_checker.sv:773 RV_chk.ops.XCPT IF ID a open open open open up to_date core_checker.sv:773	~	RV chk.ops.RVX.instr CV LB a	open	open	open	up to date	custom extensions.sv:1801	
ZICST & ZITENCEI RV_chk.ops.RVZifencei.FENCE a open open open up to_date core_checker.sv:773 RV_chk.ops.XCPT IF ID a open open open open up to_date core_checker.sv:773	Zieger 9 Zifongesi	RV_chk.ops.RVZicsr.CSRx_a	open	open	open	up_to_date	core_checker.sv:777	
RV chk.ops.XCPT IF ID a open open up to date core checker.sv:737	ZIUSI & ZITENCEI	RV_chk.ops.RVZifencei.FENCE a	open			up to date	core checker.sv:773	
			open			up to date	core_checker.sv:737	
Exceptions - RV_chk.ops.XCPT_MEM_a open open up_to_date core_checker.sv:738	Exceptions	RV_chk.ops.XCPT_MEM_a	open		open		core_checker.sv:738	
RV_chk.ops.XCPT_WB_a open open up_to_date core_checker.sv:739		RV_chk.ops.XCPT_WB_a	open	open	open	up_to_date	core_checker.sv:739	
SVA Named Properties							-	

SVA Sequences

SYSTEMS INITIATIVE



OneSpin 360's unique modelling principle



Operational Assertion



Siemens findings at Codasip (1/2)

Consistency Checks/Dead Code - Found a signal that was hardwired


<pre></pre>	<pre></pre>	<pre>//·EX1·stages_ex1_stall·=·ex1_stall;s_ex1_clear·=·false;</pre>
<pre>pipe.EX1.stall();</pre>	<pre>plc.s_ex_clear_i = s_ex_clear; plc.s_ex1_stall_i = s_ex1_stall; plc.s_ex1_clear_i = s_ex1_clear;</pre>	





Siemens findings at Codasip (2/2)

- Illegal instruction exceptions not raised •
- Illegal CSR counter increment •
- Legal instructions treated as illegal ٠
- Wrong settings of floating-point flags, memory accesses, ٠ and program counter
- Storing the wrong address in mtval in case of a misaligned • memory access exception.





JTAG Optional Block if_sysbus RISC-V f_fetch if_instr Debug Instruction Boot Address if data if ldst IRO Data WFI Codasip Cache Core f slave if_slave f slav

RV32IMFCZicsr_Zifencei_Zba_Zbb_Zbc_Zbs

Conclusion

- Consistency checks and "Super" linting can find errors earlier
- OneSpin Processor Verification App allows a very efficient, additional way to verify
- Fixing issues earlier in the verification process than standard UVM
- Shorter verification times than the standard functional based approach
- Good complement for any verification methodology







Questions



