

# A Cross-domain Heterogeneous ABV-Library for Mixed-signal Virtual Prototypes in SystemC/AMS

Muhammad Hassan<sup>1</sup> (muhammad.hassan@dfki.de)

Thilo Vörtler<sup>2</sup>, Karsten Einwich<sup>2</sup>

Rolf Drechsler<sup>1,3</sup>

Daniel Große<sup>1,4</sup>




<sup>1</sup>Cyber-Physical Systems, DFKI GmbH, Bremen, Germany

<sup>2</sup>COSEDA Technologies GmbH, Dresden, Germany

<sup>3</sup>Institute of Computer Science, University of Bremen, Bremen, Germany



<sup>4</sup>Institute of Complex Systems, Johannes Kepler University, Linz, Germany

- Motivation
- Challenges
- Contribution
- Conclusion and outlook




# Heterogeneous System on Chip

- Single IC
- Feature rich



- High performance
- Efficient

Design and verification of SOCs in timely manner?




Upto 12 months saved<sup>1</sup>

Abstract SW models of HW  
SystemC/ AMS  
HW/SW co-design  
Golden reference


Functional correctness?

1. <https://armkeil.blob.core.windows.net/developer/Files/pdf/white-paper/virtual-prototyping-soc-design.pdf>


# Modern VP-based Verification Environment



Poor quality Testsuite and VP



# AMS VP Verification – Challenge



**Big problem!**  
**Practical system-level assertions library!**

- System-level assertions library for heterogeneous systems
  - SystemC/AMS + TLM
  - Follows SystemVerilog Assertions (SVA) closely
- Application Programming Interface
  - Intuitive
  - User-friendly
  - Expressive
- Complex behaviors
  - Analog-to-digital
  - Digital-to-analog ...
- Software/Hardware interactions
- Industrial Case Studies
  - ARM V8 based CPU using ARM Fast Models
  - Temperature control system

Outcome: High-quality verified DUV







# SystemVerilog Assertions Standard

- SystemVerilog Assertions (SVA)


```
assert property (@posedge clock) req |-> gnt ##1 (done && !error)
```



- Operators (arithmetic, relational, implication ...)
- Implication operator
  - Pre-conditions (antecedent)
  - Post-conditions (consequent)
- Mainly for digital systems!




# System-level Assertions Library - Architecture



# Assertion Example

- Required behavior



- b is true 2 cycles after a is true

- SystemVerilog assertion

```
sequence a_b;  
  @ (posedge clk)  
    a ##2 b;  
endsequence  
assert property (a_b);
```

- System-level assertions library

```
1. sequence a_b = a | delay(2) | b;  
2. property example_prop = a_b;  
3. example_prop.default_sampling(clk.posedge_event());  
4. ASSERT_PROPERTY (example_prop);
```

# Boolean Layer and Lambda Functions

- Boolean layer
  - Describes the atomic behavior of signals
  - Lambda functions are supported
    - Define complex functionality inside an assertion

```

1. expr<std::function<int(void)>> lambda { []() {
2.         return calc_average();
3.  } };
4. auto expr_lambda = lambda < 3.0;
5. ASSERT_PROPERTY (expr_lambda);
  
```

Operator	Name
<code>+= -= /= *= &amp;=  =</code>	Binary assignment operators
<code>&lt; &lt;= &gt; &gt;=</code>	Binary relational operators
<code>+ - * =</code>	Binary arithmetic operators
<code>&amp;&amp;    == !=</code>	Binary logical operators
<code>+ - ! ++ --</code>	Unary operators

## Supported boolean operators

# Sequence Layer and More ...

- Sequence layer
  - Builds on top of boolean layer
  - Specifies temporal relationship between boolean expressions
  - Support for *delay ()* and *repeat ()*

1. // delay (value) and repeat (value)
2. **sequence** seqr1 = expr\_a | delay (3) | expr\_b | repeat (2)
3. //repeat (min\_value, max\_value)
4. **sequence** seqr2 = expr\_a | delay (2,3) | expr\_b | repeat (1,3)

Operator	Description
delay	Specifies delay from current sampling point until the next
and	Sequence <i>and</i> operation
or	Sequence <i>or</i> operation
repeat	Repetition operator
	Sequence continue operator

## Supported sequence operators

# Property Layer and Implications

- Property layer
  - General behaviors to be specified
  - An implication built up from several sequences

antecedent -  $\rightarrow$  \* consequent  
 where -  $\rightarrow$  \* is overlapping implication operator


1. `expr` `expr1 = a_int < 42;`
2. `sequence` `expr2 = true | delay(1,2) | expr_a + expr_b;`
3. `property` `non_overlap = expr1 ->* expr2;`
4. `ASSERT_PROPERTY (non_overlap);`

**Not supported – non-overlapping assertion!\***

\* One can use `delay(...)` operator

# Experimental Evaluation – Case Study

- Temperature control system
  - Software + digital hardware + analog
  - SystemC/AMS + TLM
    - Time dataflow model
    - Electrical linear network
  - An ARM V8 based CPU using ARM Fast Models – Linux OS + SW
  - 4 ADT7420 temperature sensors – discrete event model
  - AMBA bus to connect temperature sensors and ARM processor
  - An environment model (Thermal\_Network)
  - A heater model



- Booting a Linux operating system on the ARM processor,
- A control SW is executed on top of Linux. The control SW continuously measures (monitors) the temperature sensor output,
- If the SW detects that the temperature value falls below a programmed threshold value, it switches the heater to ON state,
- Otherwise, when the temperature exceeds a certain programmed threshold, the heater is switched to OFF state

## Assertion description

When the temperature of Room 1  $t_{r1}$  (SystemC TDF signal) is above the threshold  $t_{threshold}$  (SW-controlled TLM register value), the heater has to be switched off ( $heater\_sw$ ) within 1 ms.



## Assertion description


When the temperature of Room 1  $t_{r1}$  (SystemC TDF signal) is above the threshold  $t_{threshold}$  (SW-controlled TLM register value), the heater has to be switched off ( $heater\_sw$ ) within 1 ms.



1. `auto heater_off = (t_r1 > t_threshold) ->* (true | delay(1_SC_MS) | (heater_sw==false));`
2. `heater_off.default_sampling(1_SC_MS);`

# Experimental Evaluation – Simulation Results

1. `auto heater_off = (t_r1 > t_threshold) ->* (true | delay(1_SC_MS) | (heater_sw==false));`
2. `heater_off.default_sampling(1_SC_MS);`



- System-level assertions library for heterogeneous systems
- Application Programming Interface
- Complex behaviors
- Software/Hardware interactions
- Industrial Case Studies
  - ARM V8 based CPU using ARM Fast Models
  - Temperature control system

Outcome: High-quality verified DUV



# A Cross-domain Heterogeneous ABV-Library for Mixed-signal Virtual Prototypes in SystemC/AMS

Muhammad Hassan<sup>1</sup> (muhammad.hassan@dfki.de)

Thilo Vörtler<sup>2</sup>, Karsten Einwich<sup>2</sup>

Rolf Drechsler<sup>1,3</sup>

Daniel Große<sup>1,4</sup>

<sup>1</sup>Cyber-Physical Systems, DFKI GmbH, Bremen, Germany

<sup>2</sup>COSEDA Technologies GmbH, Dresden, Germany

<sup>3</sup>Institute of Computer Science, University of Bremen, Bremen, Germany

<sup>4</sup>Institute of Complex Systems, Johannes Kepler University, Linz, Germany