SECURE CONNECTIONS FOR A SMARTER WORLD

DVCONFERENCE AND EXHIBITION

EUROPE

MUNICH, GERMANY DECEMBER 6 - 7, 2022

uvm_mem – challenges of using UVM infrastructure in a hierarchical verification

Joachim Geishauser, NXP Deutschand GmbH, Munich, Germany (joachim.geishauser@nxp.com)
 Aditya Chopra, NXP Semiconductors India Pvt Ltd, Noida, India (aditya.chopra@nxp.com)
 Stephan Ruettiger, NXP Deutschand GmbH, Munich, Germany (stephan.ruettiger@nxp.com)
 Luca Rossi, NXP Semiconductors France, Mougins, France (luca.rossi@nxp.com)
 Sanjay Kakasaniya, NXP USA INC, Austin, USA (sanjay.kakasaniya@nxp.com)
 L.N. Zhang, NXP Qiangxin (Tianjin) IC Design Co., Ltd, Tianjin, China(lina.zhang1@nxp.com)



Agenda

- Use Cases
- UVM Memories
 - Basics
 - Limitations
- NXP memory driver API
 - Architecture
 - Hierarchical Simulation
 - Emulation
- Conclusion






Use Case

- SoC are build out of subsystems
- SoC contains many cores
 - Every core can have its own map
- SoC contains multiple memories
 - Memories are shared

Subsystems with Core

Subsystems with Memory








UVM Memories

- The uvm_mem is an extension of the uvm_object, therefore it is not a UVM component, and it will not be phased like a component.
- The closest class in the UVM framework to the uvm_mem is the uvm_reg class.







UVM Memories: Basics

- Like the uvm_reg the uvm_mem support front door and back door access
- The uvm_reg_block base class can be used to represent a design hierarchy which contains an address map uvm_reg_map and a memory modelized with the memory abstraction base class uvm_mem accessible via the address map.
- Based on the topology and complexity of the design and of the physical interfaces, one or more memories could be added to the address map, and a register block could contain one or more address maps.





UVM Memories: Basics (cont.)

- In the UVM top_env multiple instances of class uvm_reg_block can be used to create a model representing the design hierarchy
 - For example, a m_root_reg_block can contain 2 sub-blocks m_a_reg_block and m_b_reg_block, derived from the same class and mapped to different memory addresses of the m_root_reg_block in the uvm_reg_map.
 - Through add_mem method, memory can be added to multiple address maps if it is accessible by different interfaces, however the address maps to which it is added need to have the same parent block of the memory.
- The register blocks need to be locked to allow the computation of the final memory map.





UVM Memories: Limitations

• One uvm_reg_block supported for a uvm_reg_map

```
if (mem.get_parent() != get_parent()) begin
    _uvm_error("RegModel",
        {"Memory '",mem.get_full_name(),"' may not be added to address map '",
        get_full_name(),"' : they are not in the same block"})
    return;
end
```

• A uvm_reg_map can only have one parent map

```
'uvm_error("RegModel",
    {"Submap '",child_map.get_full_name(),"' may not be added to this ",
    "address map, '", get_full_name(),"', as the submap's parent block, '",
    child_blk.get_full_name(),"', is not a child of this map's parent block, '",
    m_parent.get_full_name(),"'"})
```

if (m_parent_map != null) begin <u>`uvm_error</u>("RegModel", \$sformatf("Map \"%s\" already a submap of map \"%s\" at offset 'h%h", get full name(), m parent map.get full name(), m parent map.get submap offset(this))); return; end

• A uvm_mem can only be in one uvm_reg_block

__uvm_warning("RegModel",
 {"Memory '",get_full_name(),"' is not contained within map '",map.get_full_name(),"'",
 (caller == "" ? "": {" (called from ",caller,")"})})





NXP memory driver API: Motivation


- Almost all NXP devices contain an embedded core which needs memory from which SW will be executed.
 - Every testbench need to load memory with content to verify the device.
- Safety, geometry and size requirements cause that the memory implementation becomes not straight forward
 - Loading memory cuts and calculate ECC need to be handled by infrastructure
- Due to SoC complexity, SoC assembly is done hierarchically
 - Hierarchical structure needs to be supported.
- Devices have multiple cores, with different address maps associated.
- Verification spawns the whole space from system to gate level as well as different engines
 - Infrastructure need to support the usage of the same code along the 9 yards.





NXP memory driver API: Architecture


- Architecture is split into frontend and backend.
- Frontend API available for
 - UVM sequences
 - Verilog tasks
 - C stimulus
- Connection to backend uses TLM2
 - To support SC and emulation use cases







NXP memory driver API: Frontend View








NXP memory driver API: Backend View

- Two types of memory driver's base classes are provided
 - mem_api_driver is used for design internal memories
 - nxp_mem_gp_driver is used as a base for testbench memories
- Connection to the frontend is done via TLM2










NXP memory driver API: Building Blocks







NXP memory driver API: Overcome Limitations

• Multiple submap use case

m_b_reg_block.m_top_b_mem_map.set_submap_offset(
 m_a_reg_block.m_top_a_mem_map, 32'h0A00_0000);

• Map use in multiple uvm_reg_blocks

function void my_nxp_reg_block::build ();

set_root_block (this); m_top_b_mem_map = create_map (.name("m_top_b_mem_map"), .base_addr(0), .n_bytes(4), .endian(UVM_LITTLE_ENDIAN));

• To calculate the address map

function void my_env::end_of_elaboration_phase (uvm_phase phase);
 begin: A_REG_MODEL_LOCK
 m_a_reg_block.lock_model();
 m_a_reg_block.Xinit_address_mapsX();
 end: A REG MODEL LOCK

nxp_reg_map


uvm_reg_addr_t m_reg_maps[nxp_reg_map] uvm_reg_block m_nxp_parent uvm_reg_map m_nxp_root_map

new (name) set_submap_offset (uvm_reg_map submap, uvm_reg_addr_t offset)

get_root_map() Xinit_address_mapX()

set_parent (uvm_reg_block parent) set_root_map (uvm_reg_map map) get_parent_map()


uvm_reg_map








Hierarchical Simulation: CPU Example






Hierarchical Simulation: Memory Example







Hierarchical Simulation: Assembly View




m_env_a.m_env_a_reg_block.m_env_a_mem_map.add_mem(
 m_env_b.m_env_b_reg_block.m_sys_tcm_drv_mem, 32'h20400000);





NXP memory driver API: Emulation

- Infrastructure Reuse from Simulation to Emulation
 - Increases efficiency and reduces development time
- Parameterized memory driver API Memory Drivers
 - Easy portability to emulation memory models
 - Supports different bit reordering and memory repair schemes in emulation models
- Models Internal Memories
 - Internal memory models for each DUT memory cut
 - Dynamic memory write operations to internal memories
 - API to write hex files for each DUT memory cut executed after all memory write operations
 - Dumped hex files loaded on corresponding DUT memory cuts







Conclusion

- Presented infrastructure addresses all requirements of the use case
- UVM limitations got addressed via extended UVM classes
 - Overwritten UVM functions should have been renamed to make change visible
- Hierarchical assembly code captures level depended properties only
 - Properties can be tested in a divide and conquer approach
 - Assembly of testbench is accelerated





Questions?





Thank You for Attending this Presentation



