Using Open-Source EDA Tools in an Industrial Design Flow

Daniela Sánchez Lopera†, Sven Wenzek§, Wolfgang Ecker†
†Infineon Technologies AG
‡Technische Universität München, Germany
§EPOS Embedded Core & Power Systems
Email: Firstname.Lastname@infineon.com
Email: Firstname.Lastname@epos-d.com

Abstract— Commonly, semiconductor manufacturers employ commercial electronic design automation tools to get production-ready results. These tools are costly and closed source. Thus, they are not suited for academic and research purposes. Seminal works have presented open-source alternatives for stages of the design flow. However, executing standalone tools is time-consuming, and iterations of the design flow are costly. To overcome this, an open-source toolchain for digital layout is presented: OpenROAD. Even though OpenROAD has been described extensively in the literature, its performance w.r.t commercial tools has not been evaluated. To address this, this paper generates different implementations of RISC-V designs using an in-house hardware generation framework. Those designs are synthesized using OpenROAD and a commercial tool and mapped to a commercial and open-source technology library. Experiments compare optimization capabilities, runtimes, and the Quality of Results (QoRs) along the design flow. Commercial tools provide higher QoRs, lower runtimes, and better optimization capabilities. However, OpenROAD represents a good trade-off between performance, license costs, framework transparency, and support to the academic community. The comparison of OpenROAD and commercial tools is relevant to analyze the validity of machine learning models trained with OpenROAD outcomes, and to promote the use of open-source tools.

Keywords—Electronic Design Automation, OpenROAD, Quality of Results, Machine Learning

I. INTRODUCTION

Typically, the chip design flow from initial specification to Graphic Data System (GDS) is conducted using commercial Electronic Design Automation (EDA) tools to obtain high Quality of Results (QoRs) and production-ready layouts. However, commercial tool licenses are expensive. Thus, they are not appropriate for academic and research purposes, which need many and long tool runs. Even though commercial tool vendors provide support to customers, their tools are black boxes, and innovation in the design flow itself is constrained. To overcome these limitations, seminal works have introduced EDA open-source tools, such as ABC [1] and KLayout [2].

The digital design flow applies the "Divide and Conquer" strategy, going from specifications to layouts. Nevertheless, using standalone tools is time-consuming, and design flow iterations are costly. To overcome these issues, a DARPA IDEA program presented in 2018 the OpenROAD project [3]: an open-source toolchain for digital layout aiming to run 24 hours with no human-in-the-loop. OpenROAD interconnects standalone open-source tools to build the design flow from Register Transfer Level (RTL) to GDS. Figure 1 summarizes the stages of the design flow and their respective open-source tool alternatives.

OpenROAD popularity is growing and is being used inside flow controllers such as OpenROAD-flow-scripts2, OpenLane3 [4], and the Robust Design Flow (RDF)-20214 [5]. These flow controllers use OpenROAD as the main building block and connect it with other tools to add optimizations, improve design exploration or automate data collection. The OpenROAD flow controllers bring many benefits: adjustable source code, easy installation, and open exchange with the community. For research and academia, OpenROAD contribution is even higher. Innovation is made through OpenROAD code extension and modification, but also through Machine Learning (ML) models learning from OpenROAD-generated objects and reports [6]–[9].

Even though the number of ML applications using OpenROAD outcomes continues to increase, to the best of our knowledge, no studies compare the performance of OpenROAD w.r.t the commercial tools. To solve this, this paper compares OpenROAD with a commercial alternative within the industrial design flow setup shown in Figure 1. The main contributions of this paper are:

- Different RISC-V implementations are generated using an in-house RTL generator.
- A proprietary and an open-source Process Design Kit (PDK) are used.
- Experiments compare the QoRs along the design flow, runtimes, and optimization capabilities.

1https://github.com/The-OpenROAD-Project/OpenROAD
2https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
3https://github.com/The-OpenROAD-Project/OpenLane
4https://github.com/ieee-ceda-datc/datc-rdf
Results confirm that the QoRs of commercial tools is higher. However, OpenROAD represents a good trade-off between QoRs, costs, and framework transparency. OpenROAD is an enabler of research in EDA to foster new algorithms in the design flow and to collect ML training data with distributions not so far from the obtained with commercial tools.

This paper is organized as follows: Section II briefly reviews the digital design flow. Section III surveys related works using OpenROAD. Section IV describes the industrial design flow used. The different implementations of the RISC-V are presented in Section V. The synthesis results using commercial and open-source tools are shown in Section VI. Finally, Section VII concludes by summarizing the results and mentioning future directions.

II. DIGITAL DESIGN FLOW

This section briefly reviews the stages of the chip design flow shown in the gray box of Figure 1. Having the RTL description of a design in any of the Hardware Description Languages (HDLs), the first step in the design flow is logic synthesis to map the RTL blocks to cell gates selected from a technology library. Given the timing constraints, the tool performs logic mapping while optimizing Power, Performance, and Area (PPA). During floor planning, the gate-level netlist is mapped to an initial physical description of the chip. To that end, the floor plan size, core and die area, utilization ratio, and type of power distribution are defined. Then, the major RTL blocks (macros), input/output ports, and the power grid are placed [10]. In placement, standard cells are located in specific regions of the layout while minimizing PPA targets and cost metrics such as congestion and wire length.

Previous stages considered ideal clock distributions. Clock Tree Synthesis (CTS) is routing the clock signal from its source to all the sequential elements while minimizing skew and meeting delay targets [10]. Given the metal layers of the PDK, the nets are horizontally and vertically routed until all the components are connected while minimizing area and wire length. Routing is a complex task due to the high number of cells, the geometrical constraints, and the electrical issues, which can increase the delays or induce noise signals [10]. Afterward, sign-off checks are performed: Design Rule Check (DRC) determines if the generated layout satisfies design rules such as metal width and spacing for different layers. Layout Versus Schematic (LVS) verifies whether the functionality of the gate-level netlist and the layout is the same. And, Parasitic Extraction extracts resistances, capacitances, and inductances to simulate and compare final and pre-layout results. Finally, intermediate files are merged to generate the final GDS layout [11].

III. RELATED WORK

In the following, we mention state-of-the-art works already using OpenROAD.

As OpenROAD reduces design efforts and allows a better design-space exploration, the number of studies using this toolchain is increasing. For instance, in [12], the future research directions on placement are linked to the availability of open-source tools and PDKs, such as OpenROAD and the SkyWater Technology Foundry [13]. OpenROAD is also being used by the OpenLane flow and the RDF-2021. OpenLane is an open-source RTL-to-Graphic Data System II (GDSII) flow developed by Efabless. It adds custom tools for better design space exploration. Thus, it is a valuable tool for academic projects, such as developing a RISC-V 32-bit processor [14]. The RDF-2021 flow developed by the IEEE CEDA Design Automation Technical Committee (DATC) [15] is a framework for EDA-flow-related research. The latest RDF version includes Chisel/FIRRTL [16], a hardware generation tool built in Scala, and METRICS2.1 [17], a metric system to collect data and enable ML applications. OpenROAD opens the door to ML applications optimizing tool configurations and learning from tool outcomes [6]–[9], [18]–[20]. LSOracle [18] has been added as a plugin to Yosys to optimize logic mapping.
In [6], a dataset called OpenABC-D is built to predict netlists QoRs for given tool parameters. OpenABC-D is leveraged by the Bulls-Eye [19] framework, which predicts the quality of synthesized netlist and includes simulated annealing to search the design space. Similarly, VeriGOOD-ML [20] generates Verilog code and validates it using OpenROAD outcomes. OpenROAD is used to build datasets for predicting design metrics as congestion [7], arrival times and slack [8], and PPA of Coarse-grained Reconfigurable Arrays (CGRAs) [9].

OpenROAD published papers describe the advances of the open-source flow and some attempts of benchmarking [17], [21], [22]. In [17], the AutoTuner framework finding optimal OpenROAD parameters is evaluated over three designs and two different SkyWater libraries. In [21], the number of commits and citations are proposed as metrics to overcome the challenge of open-source tools’ progress quantification. A first comparison was conducted between a commercial and the OpenROAD placer. Similar to [21], [22] discusses design successes from OpenROAD and community engagement. They compare the capacitance and resistance values provided by OpenRCX and OpenSTA with results from commercial parasitic extraction and timing analysis tools. Even though OpenROAD has been described and used extensively in the literature, to the best of our knowledge, no studies compare its performance w.r.t commercial tools.

IV. INDUSTRIAL DESIGN FLOW FROM SPECIFICATIONS TO GDS

This section describes the industrial setup shown in Figure 1.

A. Specification-to-RTL Flow

As recognized in [5], the flow controllers using OpenROAD highly benefit from hardware generation frameworks, which generate different designs and micro-architectures. In the RDF-2021, Chisel/FIRRTL is incorporated. This paper employs an in-house generation framework called MetaRTL [23]. MetaRTL uses metamodeling and applies the Model Driven Architecture (MDA) principle to RTL generation [24]. In general, this framework provides three layers of a design: the initial specifications or Model of Things (MoT), the intermediate representation or Model of Design (MoD), and finally, the mapping to an HDL or Model of View (MoV). When integrated into OpenROAD, MetaRTL benefits are twofold: Python is the programming language used for hardware generation, OpenROAD flow controllers, and ML applications. Second, formal properties are generated, and it is possible to verify MetaRTL designs following a four-eyes principle [25]. The formal verification capabilities of our in-house framework motivate even further a complete flow from specification to GDS. However, formal verification is beyond the scope of this paper.

B. RTL-to-GDS Flow

This paper compares a commercial tool and the flow controller OpenROAD-flow-scripts. Figure 1 shows the open-source tools within OpenROAD. Yosys [26] and ABC perform logic synthesis and are built standalone. Yosys is an open-source Verilog synthesis tool that provides the opportunity to add extensions and customizations. Nevertheless, it does not include a timing analysis engine. Yosys uses ABC [1] for logic minimization and technology mapping. The resulting gate-level netlist is the input to the OpenROAD toolchain. While commercial tools are already installed, parallelized, and ready to use within an industrial flow, OpenROAD and its flow controller are set within our multi-user compute farm [27].

C. Process Design Kits (PDKs)

A PDK is a set of data files describing the fabrication process of a chip for the design tools. A PDK, developed by a foundry, contains technology details, design rules, standard cell libraries, layout information, and SPICE models [28]. This paper uses two PDKs: the open-source SkyWater 130 nm and a proprietary 40 nm. Table I compares relevant aspects of both technologies. Commercial tools convert the open-source PDK to a format compatible with the commercial synthesis tool.

V. USE CASE: RISC-V

Using MetaRISC [25], five RISC-V implementations are generated using different extensions, as listed in Table II. Each design consists of a 32-bit 5-stage pipeline without privileged mode with support for compressed instructions and multiplication without division (RV32IMCX).
Table II: Features of the generated and synthesized RISC-V designs

<table>
<thead>
<tr>
<th>Design</th>
<th>Extension Units</th>
<th># LoC</th>
<th># Components</th>
<th># Input Bits</th>
<th># Output Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>RISC-V¹</td>
<td>CRC, PFC</td>
<td>16496</td>
<td>810</td>
<td>71</td>
<td>157</td>
</tr>
<tr>
<td>RISC-V²</td>
<td>Exception</td>
<td>28377</td>
<td>1430</td>
<td>170</td>
<td>164</td>
</tr>
<tr>
<td>RISC-V³</td>
<td>MAC</td>
<td>39487</td>
<td>2271</td>
<td>171</td>
<td>164</td>
</tr>
<tr>
<td>RISC-V⁴</td>
<td>Event Counters</td>
<td>16391</td>
<td>844</td>
<td>70</td>
<td>157</td>
</tr>
<tr>
<td>RISC-V⁵</td>
<td>MAC, Event</td>
<td>42121</td>
<td>2403</td>
<td>170</td>
<td>165</td>
</tr>
</tbody>
</table>

The RISC-V¹ uses an on-chip control flow integrity unit called Program Flow Check (PFC). It computes a signature with Cyclic Redundancy Check (CRC) by taking the current instruction and the last signature as input for each clock cycle. The software can compare a pre-computed signature with this run-time one to ensure that the control flow is not corrupted, following the principle described in [29]. The RISC-V² adds an exception unit to the CPU to handle exceptions and interrupts as defined in the RISC-V privileged specifications. New signals for exception detection are added all over the pipeline and forwarded to this unit responsible for the trap handling. The RISC-V³ incorporates a Multiply-Accumulate (MAC) unit, widely used in signal processing and machine learning applications. RISC-V⁴ includes Event Counters for hardware monitoring, i.e., a cycle and an instruction counter have been added. A 32-bit Control and Status Register (CSR) has been added to activate all the possible counters, and two 32-bit CSRs represent each counter. RISC-V⁵ includes all the features mentioned above.

VI. SYNTHESIZING RISC-V DESIGNS

The design flow in Figure 1 has been applied to generate and synthesize the RISC-V implementation listed in Table II. In the following, results over the different circuits are presented. The clock period is fixed to 25 ns, the maximum latency is 1 ns, and the minimum is 0.1 ns. The setup skew is maintained at 0.5 ns, and the hold transition at 0.1 ns.

A. Logic Synthesis

For logic synthesis, we compare flattened and hierarchical synthesis. Moreover, Yosys offers two configurations: ABC_AREA and ABC_SPEED, for reducing area and delay, respectively. In the case of the commercial tool, synthesis is run without and with optimizations.

1) Comparing Area

To compare the total area among two PDKs, we employ the NAND2 equivalent area, using the area of the smallest NAND cell of each technology with two inputs and one output. Figure 2 shows how the different configurations influence the results for the RISC-V¹ and the RISC-V⁵ designs. For simplicity, Figure 2 shows results when using the open-source PDK. Similar results are obtained using the 40 nm technology: The lowest area is captured when enabling optimizations (ABC_SPEED target in Yosys) for flattened synthesis. For non-flattened designs, the commercial tool outperforms Yosys with and without optimizations.

All designs are synthesized using the best configurations, i.e., flattened synthesis and enabled optimizations. Figure 3a shows that the total area when using Yosys is, on average, 1.24× and 1.49× higher than the commercial tool for the 130 nm and 40 nm technologies, respectively. Figure 3b shows that the commercial tool uses lesser number of standard cells independently of the technology. On average, Yosys needs 1.54× more standard cells for the 130 nm technology and 1.77× for the 40 nm technology w.r.t the commercial tool.
2) Comparing WNS
The Worst Negative Slack (WNS) and the Total Negative Slack (TNS) reported after logic synthesis by the commercial tool are zero for all the cases, indicating that the logic mapping is timing-driven. The reported WNS by OpenSTA after Yosys is also zero, but only when performing non-flattened synthesis. For flattened synthesis, the WNS is negative, as shown in Figure 4, for all RISC-Vs and both PDKs. The reported slack worsens with the complexity of the designs.

3) Comparing Total Power
The reported total power after using the commercial tool is, on average, 3.81× and 2.39× lower than the value reported by OpenROAD for the 130 nm and 40 nm technology, respectively. Best results are obtained using flattened synthesis, ABC_AREA, and enabled optimizations. Figure 5 shows that the maximum power consumed is around 3.5 mW for the commercial tool and approximately 10.1 mW for Yosys when using the 130 nm technology.
B. Physical Synthesis

The gate-level netlist obtained after logic synthesis is the input to a commercial tool and OpenROAD. We compare their results for the 40 nm technology and all RISC-Vs designs. For simplicity, the best configurations are used, i.e., flattened synthesis, ABC_AREA, and enabled optimizations.

1) Comparing Area

Figure 6 shows the total NAND2 equivalent area per stage. Results show that the commercial tool results after logic synthesis are already optimized for floor planning and placement so that the total area after those stages does not increase. On average, the resulting netlist from the commercial tool occupies a lower area by a factor of $2.14 \times$ and a lesser number of standard cells by a factor of $2.41 \times$ w.r.t the OpenROAD netlist.

2) Comparing WNS

After routing, the WNS and TNS are zero for both tools when running flattened synthesis with enabled optimizations. Figure 7 shows the critical path positive slack during different stages. On average, for all designs, the post-routing critical path in OpenROAD has a slack $2.87 \times$ higher than the reported by the commercial tool.

3) Comparing Total Power

Figure 8 shows the variation of the total power consumption along the design flow. OpenROAD post-routing layout consumes more power by a factor of $2.66 \times$ w.r.t the reported values from the commercial tool.

C. Runtimes

For our experiments, both tools are sequentially run on a Linux CPU Intel® Xeon® Gold 6248R at 3.00 GHz and 80 GiB system memory. For fairness in the comparison, the multi-threading options are disabled for both tools. In other cases, the commercial tool is already wrapped up and sped up so that each stage is executed in
a different machine of the compute farm, based on memory and speed requirements. OpenROAD also provides the option to use multiple cores to improve runtime.

Figure 9 shows the wall times for logic and physical synthesis. On average, Yosys (OpenROAD) is $5.91 \times$ and $4.18 \times$ faster than the commercial tool for the 130 nm and 40 nm technologies. The runtime during logic synthesis increases with the complexity of the technology used, as shown in Figure 9a. Figure 9b shows the wall time for floor planning until routing. On average, the physical synthesis stages consume $2.13 \times$ more time in OpenROAD than in the commercial tool. In general, the commercial tool performs logic and physical synthesis faster.

D. PPA Analysis for Different Clocks

The above experiments fixed the clock to 25 ns to avoid post-routing timing violations. Figure 10 and Figure 11a show the PPA results after logic synthesis when sweeping the clock period. In the commercial tool, the total area is reduced when increasing the clock period until a threshold. Yosys does not consider timing constraints, and its total area across different clock periods stays constant. The commercial tool achieves a total power lower than 2 mW from a clock period equal to 7 ns. For OpenROAD, this happens for clock periods higher than 15 ns. Using a 3.5 ns clock period, the commercial tool reaches a zero worst slack for all RISC-Vs. This is never reached after running Yosys. Results after detailed placement show similar trends w.r.t area and power. Regarding the worst slack, the netlists have already been repaired, and no timing violations appear for a clock period higher than 10 ns with OpenROAD and 5 ns with the commercial tool, as shown in Figure 11.
VII. SUMMARY

We outline our industrial flow from initial specifications to GDS using different RISC-Vs as use cases. We compare OpenROAD performance with a commercial EDA tool. Averaging the reported post-routing factors comparing PPA results for a 25 ns clock period, the commercial tool outperforms OpenROAD by a factor of 2.5. The commercial tool is, on average, 588 s faster without any parallelization, and it could meet the timing constraints for lower clock periods than OpenROAD. We expect this to change in the future based on the rapid development of OpenROAD and its community commitment manifested as more than 140 citations to OpenROAD publications [30], 1490 commits in 2022, and 19 active pull requests [31]. In contrast to commercial tools, open-source EDA tools open the door to academic research, benchmarking, ML techniques, and the transfer of research to real-world scenarios. In future work, we expect to include LSOracle and AutoTuner in our analysis. Moreover, we plan to use the outcomes of OpenROAD inside commercial tools and vice versa. As mentioned in [32], OpenROAD flow controllers still do not ease portability among OpenROAD and commercial tools. We expect this to change, as this would allow industries and researchers to benefit from both worlds.

ACKNOWLEDGMENT

The work described herein is partly funded by the German Federal Ministry for Economic Affairs and Energy (BMWi) as part of the research project ProgressivKI (19A21006C).

REFERENCES

