

### Introduction

- Streamlined approach to verify the processors at different level of abstractions.
- Modular Reusable MCU Testbench (MRMT) architecture developed resulting in 41% savings of overall verification effort and to detect ~25 critical Silicon breaking issues.





Figure 1. MRMT testbench architecture

### Objective




Figure 2. MCU and IPC DV Verification attributes

### Implementation



### MRMT Features: Resourcefulness and Reusability



### IPC Features & Verification

- Inter processor communication ensued via 2 main components:
  - Mutex for resource sharing
  - Doorbell for inter processor communication via interrupts
- RoleID based security implementation.
- Firewall access in fabric verified over AxUSER fields




Figure 3. IPC components

### Results

