2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION UNITED STATES

SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Moving Application-level Power Optimization to Pre-silicon with Advanced Hybrid Emulation and Power Exploration Technologies

Malte Doerper, Leonard Drucker, Ritesh Goel

SYNOPSYS®

accellera SYSTEMS INITIATIVE

Agenda for Today

- Application-level software – should a DV engineer care
- Where do I find the software to do my new DV job
- New technology enablers for Application-level Hybrid Emulation
- Application-level Hybrid Emulation examples
- Outlook

What Design Objectives to serve, and why ?



- User Experience
- Market Competitiveness
- Efficiency and Reliability
- Thermal Management
- Battery Life
- Regulatory Compliance
- Cost Reduction

Product’s success defined by application performance



DV with Driver SW



DV with Application Workload

- Software that impacts semiconductor performance starts at the application layer
- Majority of verification happens at driver layer with testbench workloads
- Such an approach is insufficient to validate product success
- DV engineers needs to work with SW teams and use entire SW stack

Application Validation Requires Entire Software Stack



- Functional, performance and power validation of driver + IP not enough
- Application software on top of other SW layers and IP determine overall performance
- **Required**: Complete enough SW stack
- **Required**: Complete enough HW model – typically hybrid
- **Required**: Billions of cycles of software execution

Benchmarks need to Shift Left to have Impact

Virtual Platforms and Hybrid-HAV have successfully been used to Bring-Up SW and OS so far



Too late to improve system

Pure Emulation is not Fast Enough

Example: Even a Linux boot takes more than 2 hours

Linux Boot Phase	Boot Time on Real Device (seconds) *	No. of Cycles @ 3 GHz	Wall Clock Time @ 3 MHz in sec
BIOS/UEFI Initialization	1	3 B	1,000
Bootloader	2	6 B	2,000
Kernel Loading	2	6 B	2,000
Kernel Initialization	3	9 B	3,000
Init/Systemd	2	6 B	2,000
Total	**10**	**30 B**	**2 hrs 46 min**

* How did we save time finding these numbers quickly?
Asked Copilot to produce a “close approximation of Redhat Linux 8.0 boot on ARM A-75 core at 3 GHz”

What is the Complexity of a Typical SW Stack

Example: Android Boot

Name	Wall Clock	Instruction Counter	Instruction Rate	Design Clock Cycles
U-Boot	00:00:48	7.9 M	0	771,053,384
Linux	00:00:56	370 M	47.8 M	785,993,541
Android Start	00:01:14	427 M	3.2 M	821,513,112
Android Complete	00:21:32	4.65 B	3.46 M	3,258,049,476
Home Screen	00:30:25	5.3 B	1.25 M	4,323,935,193

2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION UNITED STATES

SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Application-level Hybrid Emulation - Where to find the SW

accellera SYSTEMS INITIATIVE

Open Source is Your Friend for SW Stacks

- Common use of open-source for OS stacks
  - Products use open-source operating systems and software stacks
  - Early access to software stacks → earlier system validation
- Freely available application Software
  - Apps and benchmarks are established in many markets
  - Easily added to pre-silicon environments
- Multitude of customer product configurations
  - Many configurations are defined by Software
  - Pre-silicon testing needs to include ability to change



How to use Open Source for OSes

- Download OS stacks like Linux and Android
  - https://kernel.org/
  - https://source.android.com/



- Configure OS'es to match your system maturity
  - https://www.mesa3d.org/ Open-source graphics implementation

- Configure the OS for an end-user ready system
  - Be capable to run workloads

androidauto

How to use Open Source for Application Benchmarks

- Standard end-user apps are freely available.
  - https://www.spec.org/cpu2017/
  - https://www.geekbench.com/
- Apps in source format: SPECCPU
- Apps in binary format: Geekbench
- Some apps require OS-configured shims
  - Compensate for missing functionality
  - https://docs.mesa3d.org/drivers/panfrost/drm-shim.html

Let's Talk About Android DRM

DRM allows multiple configurations of graphics

- Start with standard graphics and move to custom graphics, when available.
- Location for these properties
  1. /vendor/lib64/hw: gralloc.minigbm.so, hwcomposer.drm_minigbm.so
  2. /vendor/lib64/hw/egl: libGLES_mesa.so, libGLES_<vendor_name>.so
     - Property: ro.hw.egl=mesa
- Properties like ro.hw.egl=<vendor_name> define what libraries to use



Source: DRM_KMS_for_Android_v1

2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION UNITED STATES

SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Application-level Hybrid Emulation - Enabling Technology

accellera SYSTEMS INITIATIVE

Pre-Silicon Analysis Accuracy and Speed

- Pre-silicon workloads need accuracy
  - Pre-silicon metrics must be close to post-silicon
- Fast enough for single day TAT
  - HAV engines need to execute in the 5 MHz+ range
  - Virtual engines need to execute in 100 MHz+ range
- Complete workloads with billions of cycles
  - Full workloads takes minutes of real-time



https://browser.geekbench.com/android-benchmarks

Advanced Hybrid Run Benchmarks in 2 Days





Virtual platforms boot Android **<10sec**, Geekbench in **11 minutes**

Hybrid platforms boot Android **<5min**, Geekbench in **2 days**

Emulation platforms boot Android **<40h**, Geekbench in **7 days**

Native Execution boost Virtual Prototypes Speed 100x+

- JIT-based solutions (ArmFM, ImperasFPM or QEMU) on x86 take **10+ min** for Android boot
- Native execution on an Arm Server reduces boot time to **10s range**
- Key Requirements for Native Execution Layer
  - Ability to support CPU Parity
  - Tight connection with SystemC simulator
  - Tight connection with Hybrid Adaptor Layers





User Interaction for Hybrid from a Single Cockpit

- **Complete technology stack**, integration between ZeBu, HAPS-100 and Virtualizer
- **Best Productivity** for hybrid platform authoring
- **Best Performance** for runtime with seamless flow between ISS and native execution on Arm hosts.
- **Largest set** of pre-integrated **models** (Arm FastModels, Tensilica, RISC-V, CEVA & other 3rd party models)
- Integrated **System Level Debug** with major Software and Hardware debuggers



Fastest Power Analysis Technology



1. Design analysis to create Weighted Activity Model
2. Weighted Activity compiled into emulation model
3. Weighted Activity Profile (WAP) generated during emulation runtime
4. Analyze results in Verdi / GUI

Bet on the Highest Emulation Performance

- Highest performance for up to 5.8 BG designs
- 1.4 BG capacity per rack
- Proven HAV use cases
- Emulation and Prototyping configurability

ZeBu EP2

Insights from Different Engines used for Hybrid

	Insight
Virtual Prototype	Function traces across end-user apps to identify SW functions with adverse impacts on system performance
Emulator	Capture power across billions of cycles to find abnormalities: for example, high-power with low performance

2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION UNITED STATES

SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Application-level Hybrid Emulation - Examples

accellera SYSTEMS INITIATIVE

AI Performance Insights from MobilenetV2

- MobilenetV2 classifies input images into one of 1,000 classifications
- MobilenetV2 need to achieve power and perf specs:
  - Initialization time
  - Optimization time
  - Inference time
- Image # 945 = Bell Peppers ☑



[List of Imagines: Deeplearning User Guide]

Performance Insights From GPT2 LLM

	GPT2 LLM ☒	MobileNetV2 ☑
Input Layer Size	**[1, 64]**	**[1, 224, 224, 3]**
Floating Point Precision	FP16	FP32
Model Size	~248 MB	~12 MB
Number of Parameters	~124 million	~3.5 million
Primary Use Case	Text generation	Image classification
Architecture	Transformer	Depthwise Separable Convolu
Output Dimensions	[1,64,50257]	[1, 1000]
Framework Support	TensorFlow Lite	Onnx, Armnn

Issue for larger GPT2 LLM

- AXI ID width was too small for larger data transfer needs
- The ID's for the larger models were compromised, creating errors

Executing GPU Benchmark Exposes Design Issues

- High-power and high-performance events are not always correlated
- Performance and Power must be extracted for full benchmark to get optimum system

GFX Bench



Need to Quickly Get to Interesting Area

- Start of the application isn't "interesting" since it goes through initialization
- It takes seconds of real-time to real application is executing (Billions of cycles)

Start

Area of interest

Need End-User Ready System

- You need to acquire, install, run Apps

- Apps are stored into Android's /data fs
  - This example shows /data has 525M of space

- To install the system needs enough space
  - Anry Birds needs 205 M (**installed in /data**)
  - Geekbench needs 700 M (**too big for /data**)



Using Android Perfetto for System Insights

- How well does the interconnection and memory work?
- Actual Timeline to create frames is longer than Expected Timeline
- Software Layer: *rovio.angrybirds*
- Graphics exhibits shows ‘jank’ problem
- Perfetto Jank Type: *CPU Deadline Missed*



2025 DESIGN AND VERIFICATION™ DVCON CONFERENCE AND EXHIBITION UNITED STATES

SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Application-level Hybrid Emulation - Outlook

accellera SYSTEMS INITIATIVE

Lookout DV teams: This is coming !!!



- Software stacks beyond OS becoming more important
- Pre-silicon application benchmarks becoming next sign-off
- Faster execution platform performance is the key enabler
- Let’s learn and develop new skills and methodologies together

2025
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
UNITED STATES
SAN JOSE, CA, USA
FEBRUARY 24-27, 2025

Thank You for Your Interest

accellera
SYSTEMS INITIATIVE