

# Optimizing Functional Safety and High Reliability for FPGA-based Design

Nilesh Shilankar & Manohar Reddy Vadicherla

SYNOPSYS®

# Presenters

## Nilesh Shilankar

### Applications Engineering, Staff Engineer

Nilesh is working as Staff Applications Engineer at Synopsys and look after the FPGA based prototyping and implementation customers in global support team. He has done Bachelor of Engineering in 2012 and Post graduate Diploma in VLSI from C-DAC.



# Presenters

## Manohar Reddy Vadicherla


Applications Engineering, Sr. Manager

Manohar is working as Sr. Manager, Applications Engineering at Synopsys and manages a global Support and Product Engineering team. He holds a bachelor degree and holds 20+ years of experience in FPGA design and verification domain.



# Agenda

- Applications of FPGA
- Introduction and need of Safety and High Reliability
- Synopsys Synplify® Overview
- Random Fault Mitigation Techniques
- Debug for High Reliability & Functional Safety
- High Reliability Certification
- Summary
- Q&A



# FPGA Applications

HPC, Data Center  
(AI accelerators)



Networking



Mobile/5G



Automotive



Industrial  
Automation




Enterprise  
Software



Healthcare



Memory



Government &  
Aerospace



Financial Services



PC/Gaming



AR / VR



# Need for Safety & High Reliability in FPGA Designs

- FPGA are used in many safety critical applications areas:
  - High radiation environments
  - Human Safety
  - Military and Aerospace
  - Medical Instrumentations
  - Robotics in medical and industrial Applications
  - Critical Communication service that require high uptime!
  - Automotive and Industrial



# Need for Safety and Reliability Pervades All Electronic Systems



*Mil/Aero*

- Avionics
- Satellite
- Flight Systems



*Automotive*

- Driver Assistance
- Lane Departure
- Pedestrian Detection



*Communications & Networking*

- Maintain high uptime
- Quality of Service



*Industrial*

- Motor Control
- Programmable Logic Controller
- Robot Safety



*Medical*


- Magnetic Resonance Imaging
- Ultrasound
- Portable Medical

# System Faults in FPGA Design

## Single Event Transient and Single Event Upset

Glitches clocked into a synchronous element can cause operation errors

- Use an error detection and recovery scheme to fix the error
- Can impact memories, registers and state machines



### SET (Single Event Transient)

A current spike or “glitch” in a signal that occurs due to ionization or electromagnetic radiation


### Soft Error (Single Event Upset)

Incorrect signal (SET) captured by a synchronous element that impacts its internal state and / or output

# Synplify-FPGA Synthesis Overview

Faster time to market with accelerated synthesis and integrated debug

- Widely adopted synthesis solution
- Best in QoR with Advanced synthesis technology
- Fast Runtime!
- Fastest design bring-up and debug turnaround
- Versatile IP handling with encryption
- Support for latest & legacy FPGA device families
  
- Safety and mission critical design automation
  - Error detection & mitigation insertion
  - Triplicated logic physical separation
  - Duplicate with Compare (DWC)
  - Hamming3 for FSM
  - Error Flag Insertion
  - Arbitrary Hardware Fault Injection




# SYNOPSYS SYNPLIFY – RANDOM FAULT MITIGATION TECHNIQUES

# Synplify – Random Fault Mitigation Techniques

<p><b>Logic and Registers</b></p>	<p>Local TMR Block TMR Distributed TMR Physical separation Gate Level TMR Hamming -3 register</p>	<p>RadHard device registers SRAM devices SRAM devices For Block TMR, Distributed TMR Implement TMR on mapped designs</p>
<p><b>Safe/Fault Tolerant FSM</b></p>	<p>Hamming-3 Safe Encoding FSM Safe Case FSM</p>	<p>Automatic Error Detection &amp; Correction Detection with Recovery / Reset Avoid Lockup</p>
<p><b>Memories</b></p>	<p>TMR of BRAMs Create Error Flag Use ECC RAM primitives</p>	<p>Triplicate/self correct w/ voting logic Drive CDRAM scrubbing</p>
<p><b>Global Routing, IP, Clocks, I/Os</b></p>	<p>Duplicated with Compare Distributed TMR Block TMR</p>	<p>Replicate and correct For I/Os For Clocks, routing, and IP</p>
<p><b>Debug</b></p>	<p>Error Monitoring Fault Simulation Hardware based Fault injection</p>	

# Triple Modular Redundancy (TMR) Technique

- No HDL source code modification
- Fully tool automated solution via tool attribute
- Select and Triplicates only designated portion of design
- Utilizes majority voter to generate error-corrected output
- 3 TMR techniques: **Local TMR**, **Distributed TMR**, and **Block TMR**



# Triple Modular Redundancy (TMR) Implementations

## Local TMR (LTMR)

*Protect Registers, including CE feedback*

- Registers triplicated and feedback correction provided

## Distributed TMR (DTMR)



*Protect I/O's & Logic, including CE feedback*

- Alters Logic block internals, adds internal voters and performs feedback correction
- Physically separates triplicates on die


## Block TMR (BTMR)

*Protect synchronous IP, Clocks, Routing*


- Block internals unaltered
- Physically separates triplicates on die




LTMR



DTMR




BTMR





# DWC (Duplicate with Compare)

- Provides detection but not correction – less area than TMR
- Two identical copies of A (A0, A1) are created, and outputs compared
- Output from one of the replicated copies drives the original output OUT



# Synplify – Memory Protection

- Infer ECC on **BlockRAM** and **URAM** with built-in ECC
  - Data encryption and decryption within RAM IP
  - Provides single-bit and double-bit error ports
- Prevents false data from being propagated



# Single Event Upset (SEU) FSM Mitigation Techniques

## Error Recovery

### Safe Encoding FSM

Recovery logic that takes the state machine to "rst" state

### Safe Case FSM

Recovery logic that takes the state machine to "default" or "others" clause state

```
always @ (posedge clk)
  if (rst)
    present_state <= s0;
  else
    present_state <= next_state;
always @ (in1,present_state)
  case (present_state)
    s0 : .....
    s1 : .....
    s2 : .....
    s3 : ..... //no transition into S3
    default : next_state <= s3;
  endcase
```

## Error Correction


### Hamming Dist3 FSM

Single-bit Error Correction (SEC) and Double-bit Error Detection (DED) with recovery to a "default" or "others" clause state


SEU = Single Event Upset

# FSM Error Correction using Hamming Distance 3

Error mitigation technique to generate fault-tolerant FSMs with Hamming-3 encoding



Without Error Correction




With Hamming  
Distance 3 Error  
Correction  
Comparator circuits and  
parity flip-flops added

Implements FSM *double-bit error detection* (DED) and *single-bit error correction* (SEC) logic using Hamming-3 encoding

# Synplify High Reliability Options for FSM


1. Preserve and Decode Unreachable States (FSM, Counters, Sequential Logic)
2. FSM Error Correction Using Hamming Distance 3
3. FSM SEC-DED Using Hamming Distance 3
4. FSM SEC-DED and Recovery Using Hamming Distance 3
5. Gate Level Netlist TMR
6. FSM High Effort (may improve FSM extraction, but increases runtime)




# **SYNOPTIS SYNPLIFY – DEBUG FOR HIGH RELIABILITY & FUNCTIONAL SAFETY**

# Synplify - Debugging for High Reliability Applications

## Simulator-like Visibility into FPGA Hardware Operation




- Internal visibility in target system at full speed
- Trigger on signals and control path
- Instrument and debug design directly in RTL source code
- Explore state spaces not easily reached by simulation
- Support for routing signals to external Logic Analyzer
- Automation via full TCL support





# Automated Error Detection and Mitigation with Fault Injection Flow

## Voter effectiveness testing




# Configuring Fault Nodes using Identify Instrumentor



Fault Nodes designate nets on which faults will be injected Via tool Schematic View

# Using Identify Debugger for Data Debug on the FPGA



Use cycle control to traverse sample buffer


View data values from FPGA annotated onto source code or schematic

Dynamically change trigger conditions

# Viewing Faults

Fault Signals	Value	Fault cycles	Delay	Invert
/SRS/blk_xfer_cntrl_inst/delay_cnt[0]	0	0	0	0
/SRS/blk_xfer_cntrl_inst/delay_cnt[1]	0	0	0	0
/SRS/blk_xfer_cntrl_inst/delay_cnt[2]	0	0	0	0
/SRS/blk_xfer_inst/TMR0/wb_ack_i	x	5	0	1
/SRS/blk_xfer_inst/TMR1/wb_ack_i	0	0	0	0
/SRS/blk_xfer_inst/TMR2/wb_ack_i	0	0	0	0


- Faults are configured in Identify Debugger
- Waveforms can be viewed in Synopsys Verdi



# Fault Injection Summary

- Identify Instrumentor
  - Instrument Safety Critical portions of a design
- Identify Debugger
  - Assert faults on internal signals of a running FPGA
- Capture and view waveforms
  - Quickly verify effects of High Reliability features

Quickly verify High Reliability in hardware using Fault Injection



# SYNOPSYS SYNPLIFY – HIGH RELIABILITY CERTIFICATION

# Synplify Enables DO-254 Compliant Process

## Traceability




Schematics for Documentation  
Timing Reports and Log files  
Safe FSM and TMR Reports

## Repeatability

Reproducible synthesis results  
Lock down pre-verified blocks  
Best Practices App note for Safety-critical design

## Equivalence

Identify/Simulator Integration  
Sequential preservation control for equivalence  
assurance and requirements trace




# Synplify-Certification for High Reliability

- Deployment of functional safety synthesis
  - Aerospace and Defense, Automotive and Industrial
- Strong investment in functional safety
  - R&D and certification
- Synplify functional safety certifications
  - Version: L-2016.03-SP1-2w & later
  - ISO26262, up to ASIL D
  - IEC61508, up to SIL 4



<https://www.sgs-tuev-saar.com/en/certification-database.html>

# Tight Flow Integrations for Easy Design Bring-up



# Synplify High Reliability & Functional Safety

## Summary – Key Values



### Fast Design Setup

Language support  
IP handling  
Constraint setup



### Easy System Debug

In-system debug  
Bitstream to RTL  
Incremental re-route

## High Reliability & FuSa



TMR, Hamming3  
ECC, Error Flag,  
Fault Injection



### Fast Bring-Up

Continue on Error  
Fast synthesis  
Constraint checking



### High Performance

Accelerated runtime  
Advanced Synthesis  
Post P&R re-synthesis  
Exploratory P&R

Quality Support

# Q&A

# Thank You

For more information visit [www.synopsys.com/fpga](http://www.synopsys.com/fpga)