

Navigating the Maze: Verifying Multi-Module PHY designs in UCIE Multi-Die Systems

K. S. Prasad Subudhi
Synopsys India Private Limited
prasad.subudhi@synopsys.com

Narasimha Babu G V L
Synopsys India Private Limited
narasimhababu.gvl@synopsys.com

Ashutosh Singh
Synopsys India Private Limited
ashutosh.singh1@synopsys.com

Abstract- The demand for increasingly complex and high-performance semiconductor solutions has led to the rise of multi-die systems, where multiple chiplets are integrated into a single package to achieve superior functionality and performance. **UCIE (Unified Chiplet Interconnect Express)** is an interface protocol aims to standardize the interface between chiplets allowing them to interoperate seamlessly regardless of their manufacturer or specific functionality within a single package.

The **multi-module PHY (Physical layer)** in UCIE plays a crucial role in scaling the bandwidth between chiplets. The main idea centers around leveraging the inherent advantages of multi-module configurations within the UCIE PHY to maximize throughput. It connects using the existing single RDI (Raw Die-Die Interface) with upper layer and multiplies the PHY link interface as showcased in "**Fig. 1**".

This paper delves into the intricacies of verifying multi-module PHY designs within UCIE multi-die systems, emphasizing the critical role of pre-silicon verification in achieving post-silicon success.




Figure 1. Four-module configuration for UCIE PHY



I. INTRODUCTION

Before diving into the key design considerations for multi-module PHY systems, it's crucial to understand the foundational aspects that ensure seamless functionality and interoperability. Multi-module PHY designs are inherently complex due to the need for consistent performance and synchronization across various interconnected modules. Achieving this requires meticulous attention to detail in both design and verification phases.

Key design considerations for multi-module PHY are as below:

- Maintain same speed and width between individual modules.
- Maintain interdependency between individual modules and coordinate with common RDI (Raw Die-to-Die Interface) and Adapter for state transitions.
- RDI byte-to-Module mapping for differing module-ID connections.

Considering the above design considerations, some of the critical aspects need to be verified. We are focusing on the verification solutions to effectively verify multi-module PHY designs overcoming the challenges due to the complexity and interdependency of the modules by navigating a verification maze and avoid obstacles as showcases in “**Fig. 2**”

Below are key focus areas in verifying a multi-module PHY in UCIE multi-die systems:

- **Interoperability Testing:**
Interoperability testing of Design IPs is crucial in the semiconductor industry for development of complex SiPs (System in Package). It ensures compatibility, reduces time to market, lowering development costs. Especially for UCIE, it could be a combination of IPs from multiple vendors. Interoperability testing ensures that these multi-vendor solutions can be successfully integrated, providing more flexibility and options for designers.
- **LTSM (Link Training State Machine) states synchronization with other modules during Link initialization and Training:**
Synchronization with other modules ensures robust communication between interconnected chiplets by following a specific sequence of states to achieve link up. LTSM inside each PHY consists of 27 states including the substates covering different intent and verification challenges like sideband interface path initialization and mainband interface path initialization.
- **Configurability and Scalability:**
In UCIE, a multi-module PHY offers scalability from x1 to x2 and x4 modules, allowing for the expansion of the interconnect to support a larger number of devices or higher bandwidth requirements. Each module has a unique module ID connection. The module ID connection is important in a multi-

module PHY system because it allows the system to identify and address specific modules. Cross-Module connections are allowed.

- Aggregate Bandwidth utilization:

The aggregate bandwidth utilization in a UCIE Multi-Module PHY (Physical Layer) depends on several factors including the data rate per lane, the number of lanes, number of modules and the efficiency of the protocol.

- Distinct Features for Advance package vs Standard package:

Based on different applications and use cases, UCIE offers two types of packages i.e. Advanced Package and Standard Package. Advanced package has more pins having clk/valid/lane repairing capabilities whereas Standard package offers width degrade feature verification.

- Clocking and Timing:

With increasing number of modules, the number of Physical link interfaces also multiplies which comes with challenges of clock synchronization, calibration, deskew and jitter management.

- Error Handling and Recovery during runtime:

Due to different possible state transitions and multiple pins involved at Physical link interface, possibility of errors are high. Verification needs to ensure that the chiplets are capable of handling different error and recover from it re-achieve the link up state.




Figure 2. Avoiding obstacles of the verification maze of UCIE PHY

Addressing these verification challenges requires a comprehensive verification strategy involving a combination of simulation, emulation, formal verification techniques. Each of these techniques plays a critical role in identifying potential issues at different stages of the design and development process. Simulation helps in modeling and predicting the behavior of the system under various conditions, while emulation offers a faster, hardware-accelerated environment to validate complex scenarios that might be impractical to simulate fully. Formal verification techniques, on the other hand, provide mathematical proof of correctness, ensuring that the design adheres to its specifications without any corner-case escapes.

Collaboration among IP vendors, chip designers, and verification engineers is essential to ensure the successful integration and validation of UCIE multi-module PHY implementations for multi-die systems.

II. APPLICATIONS

Multi-module PHY designs are crucial for meeting the ever-growing demands of data-intensive applications to achieve maximum throughput. Data centers, High performance computing (HPC) environments, AI workloads, Automotive electronics needs to be facilitated by multi-module PHY UCIE systems to provide high-speed, reliable, and scalable connectivity. Typically, Advanced package is used for AI accelerators and high-performance computing (HPC) applications and Standard Package is used for Consumer electronics, general-purpose computing.

III. RELATED WORK

Compliance testing and extensive testing ensures that the implementation of UCIE Multi-module PHY adheres to the specification. Different layers of UCIE including the Physical layer are checked independently with a suite of tests for directed and randomized testing. Below example topology as per “**Fig. 3**” explains the Verification IP solution provided to support built in traffic/pattern generation, checkers, and basic common test interface requirements acting as golden die reference.




Figure 3. Verification topology for UCIE Multi-Module PHY

IV. SOLUTION NOVELTY AND PRELIMINARY RESULTS:

Synopsys UCIE Verification IP provides configurable x1, x2 and x4 multi-module PHY solutions to meet the demanding market design verification expectations. It ensures that UCIE-based systems can efficiently accommodate growth in data traffic, user volumes, or service offerings, thereby supporting long-term sustainability and scalability objectives.

X-factors:

- Easily **scalable** from single to multimodule using configuration settings only and without changing the environment/components.
- Per-module independent **state machine tracking and traffic traceability**.
- Future proof to **accommodate additional modules** based on specification evolution.
- **Easy programming** of modules for differing module ID set up.

Testbench update effort for users to switch from single module set up to multi-module set up: **~1 day**.

Below aids are provided in Synopsys UCIE Verification IP Multi-Module PHY solution to help in debugging complex verification scenarios.

- **Per-module Debug ports** for debugging interface level data integrity issues of **mainband transfers** using Verdi tool waveform as shown below in “**Fig. 4**” and “**Fig. 5**” for both transmit and receive direction.




Figure 4. Tx Debug port example of Synopsys UCIE Verification IP Multi-Module PHY (x8 degraded)




Figure 5. Rx Debug port example of Synopsys UCIE Verification IP Multi-Module PHY

- **Comprehensive per-module traceability of sideband transfers in multi-module PHY as per “Fig. 6”:**

Module 0 SB log												
START TIME (in ns)	END TIME (in ns)	DIR	SRC_ID	DST_ID	OPCODE	TAG / MSGCODE	ADDR / MSG INFO	DATA	COMP_STATUS	BE / MSGSUBCD	MSG DESCRIPTION	
5009.000000	5089.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5189.000000	5269.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5371.000000	5449.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5489.000000	5569.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5491.000000	5569.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5609.000000	5689.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	{}		'h01	SBINIT done req	
5611.000000	5689.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	{}		'h01	SBINIT done req	
5729.000000	5809.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	{}		'h01	SBINIT done resp	
5731.000000	5809.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	{}		'h01	SBINIT done resp	
5849.000000	6049.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	{'h201, 'h0}		'h00	MBINIT.PARAM configuration req	
5851.000000	6049.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	{'h1604, 'h0}		'h00	MBINIT.PARAM configuration req	
6089.000000	6289.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	{'h201, 'h0}		'h00	MBINIT.PARAM configuration resp	
6091.000000	6289.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	{'h201, 'h0}		'h00	MBINIT.PARAM configuration resp	

Module 1 SB log												
START TIME (in ns)	END TIME (in ns)	DIR	SRC_ID	DST_ID	OPCODE	TAG / MSGCODE	ADDR / MSG INFO	DATA	COMP_STATUS	BE / MSGSUBCD	MSG DESCRIPTION	
5369.000000	5449.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5491.000000	5569.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5549.000000	5629.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5611.000000	5689.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5669.000000	5749.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	{}		'h00	SBINIT out of Reset	
5789.000000	5869.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	{}		'h01	SBINIT done resp	
5909.000000	5989.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	{}		'h01	SBINIT done req	
5992.000000	6071.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	{}		'h01	SBINIT done resp	
6119.000000	6318.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	{'h1e04, 'h0}		'h00	MBINIT.PARAM configuration req	
6183.000000	6304.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	{'h401, 'h0}		'h00	MBINIT.PARAM configuration req	
6387.000000	6506.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	{'h201, 'h0}		'h00	MBINIT.PARAM configuration resp	
6424.000000	6624.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	{'h201, 'h0}		'h00	MBINIT.PARAM configuration resp	



Module 2 SB log

START TIME (in ns)	END TIME (in ns)	DIR	SRC_ID	DST_ID	OPCODE	TAG / MSGCODE	ADDR / MSG INFO	DATA	COMP_STATUS	BE / MSGSUBCD	MSG DESCRIPTION
5369.000000	5449.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5491.000000	5569.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5549.000000	5629.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5611.000000	5689.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	'{}		'h01	SBINIT done req
5669.000000	5749.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5789.000000	5869.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	'{}		'h01	SBINIT done resp
5909.000000	5989.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	'{}		'h01	SBINIT done req
5992.000000	6071.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	'{}		'h01	SBINIT done resp
6071.000000	6271.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	'{'h1a0', 'h0}		'h00	MBINIT.PARAM configuration req
6184.000000	6383.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	'{'he04', 'h0}		'h00	MBINIT.PARAM configuration req
6383.000000	6583.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	'{'h201', 'h0}		'h00	MBINIT.PARAM configuration resp
6424.000000	6623.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	'{'h201', 'h0}		'h00	MBINIT.PARAM configuration resp

Module 3 SB log

START TIME (in ns)	END TIME (in ns)	DIR	SRC_ID	DST_ID	OPCODE	TAG / MSGCODE	ADDR / MSG INFO	DATA	COMP_STATUS	BE / MSGSUBCD	MSG DESCRIPTION
5489.000000	5569.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5573.000000	5652.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5652.000000	5733.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h91	000f	'{}		'h00	SBINIT out of Reset
5693.000000	5772.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	'{}		'h01	SBINIT done req
5773.000000	5853.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h95	0000	'{}		'h01	SBINIT done req
5856.000000	5934.000000	RX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	'{}		'h01	SBINIT done resp
5993.000000	5973.000000	TX	PHY	PHY(R)	MSG_NO_DATA	'h9a	0000	'{}		'h01	SBINIT done resp
6021.000000	6219.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	'{'h604', 'h0}		'h00	MBINIT.PARAM configuration req
6062.000000	6261.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'ha5	0000	'{'h1201', 'h0}		'h00	MBINIT.PARAM configuration req
6264.000000	6463.000000	RX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	'{'h201', 'h0}		'h00	MBINIT.PARAM configuration resp
6301.000000	6501.000000	TX	PHY	PHY(R)	MSG_64B_DATA	'haa	0000	'{'h201', 'h0}		'h00	MBINIT.PARAM configuration resp

Figure 6. Sideband trace log example of Synopsys UCIe Verification IP Multi-Module PHY

ACKNOWLEDGMENT

Special thanks and heartfelt acknowledgment go to Narasimha Babu G V L, Scientist at Synopsys SDG and a member of the Technical Program Committee for DVCON India 2024. His invaluable contributions included co-authoring and reviewing both our paper and presentation on this topic, as well as providing comprehensive guidance throughout the entire process. His support was instrumental in helping us achieve these significant milestones.

REFERENCES

- [1] Universal Chiplet Interconnect Express (UCIe) Specification revision 1.1.
- [2] Introduction to UCIe Tutorial: UCIe Protocols: <https://www.youtube.com/watch?v=sdlcZnng8NQ>
- [3] Universal chiplet interconnect express (UCIe): an open industry standard for innovations with chiplets at package level by Dr. Debendra Das Sharma, September 2022.