

# **UVM Sequence Layering for Register Sequences**

Effective Reusability

Muneeb Ulla Shariff, Mirafra Technologies Pvt Ltd, Bangalore, Karnataka, India (muneebullashariff@mirafra.com)

Sangeetha Sekar, Mirafra Technologies Pvt Ltd, Bangalore, Karnataka, India (sangeethasekar@mirafra.com)

Ravi Reddy, Roche Sequencing Solutions, Santa Clara, California, USA (ravi.reddy@roche.com)

Abstract—Universal Verification Methodology (UVM) Sequence Layering enables protocol-independent test scenario development by adding an intermediary layer between the sequence and sequencer flow. The additional layer allows higher-level coding, enhances code reusability, and scalability. This paper showcases the application of UVM Sequence Layering on RAL register sequences, leveraging Cadence VIP, and demonstrates two use cases for PCIe and SPI protocols. The implementation of adapter layer sequence integration required minor RAL model modifications. With the introduction of the PCIe and SPI adapter layer sequences, finer-granularity was achievable with existing register sequences, resulting in faster verification turnaround time with minimal additional effort.

Keywords—UVM(Universal Verification Methodology); RAL(Register Abstraction Layer); VIP(Verification Intellectual Property)

## I. INTRODUCTION OF UVM SEQUENCE LAYERING

Sequence layering facilitates the development of test scenarios that are protocol independent. The high level sequence is protocol-independent and the protocol conversion can be done by the intermediate layer along with additional processing, before passing it to the lower protocol-level sequencer, which pushes them forward to the driver.



Figure 1. Concept Diagram for UVM Sequence Layering

We can apply this concept while working with the RAL model, as depicted in Figure 2. The protocol-adapter-layer sequence replaces the traditional RAL adapter's reg2bus() function and converts the register transactions to the protocol specific sequences, handles complicated processing and then starts the protocol-specific sequence(s) on the protocol-agent's sequencer.





Figure 2. Protocol Adapter Layering Sequence with the RAL Model

# II. IMPLEMENTATION

1. In order to use a protocol adapter layer sequence with the register layer, the integration of the RAL model has to be changed slightly.







Figure 3. Adapter Layer Sequence Integration (Showing only the additional and modified code) [1]

2. Use case for PCIe protocol: The user\_reg\_layer\_seq is a protocol based sequence that the user has to write. As shown in Figure 4, pcie\_reg\_adapter\_layer\_seq is the user\_reg\_layer\_seq written based on the PCIe protocol in perspective. [2][3]









Figure4: PCIe Protocol Adapter Layer Sequence Implementation With Cadence PCIe Sequences



3. Use case for SPI protocol: In our design, every register accessed via the SPI interface should be a 80 bits transfer. In other words, every reg.write() or reg.read() needs to be converted to a 80 bits SPI transfer. In-order to support byte-granularity we need to send multiple transactions but the traditional RAL adapter's reg2bus() function will be called only once for each reg.write() or reg.read(). Hence, using the SPI adapter layer sequence, we can achieve byte-granularity with existing register sequences.[4]





// Deduce the 80bits MOSI data from register address and register data spi\_mosi\_data\_array = get\_80bits\_spi\_data(reg\_addr, reg\_wr\_data); // SPI register read if (item.kind == UVM\_READ) begin // Sending the data in terms of bytes to achieve byte-granularity // 80bits = 80/8 bytes = 10bytes for(int i=0; i<10; i++) begin</pre> For each reg.read(), `uvm\_do\_with(reg\_read\_seq,{ 10 Cadence SPI Type == DENALI SPI TR Tx Packet; read sequences for PayloadSize == DENALI SPI PAYLOAD SIZE BYTE; BYTE transfers are Payload == spi mosi data array[i]; started }) // Get the MISO read data from misoPayloadAccumulated array spi miso data array[i] = reg read seq.misoPayloadAccumulated[0]; end // Deriving the 32bits register read data from address and miso data reg rd data = derive 32bits read data(reg addr, spi miso data array); // Returning back the read value to reg sequence item.value[0] = reg\_rd\_data; end // SPI register write else begin // Sending the data in terms of bytes to achieve byte-granularity // 80bits = 80/8 bytes = 10bytes for(int i=0; i<10; i++) begin</pre> For each reg.write(), `uvm\_do\_with(reg\_write\_seq,{ 10 Cadence SPI Type == DENALI\_SPI\_TR\_Tx\_Packet; write sequences for PayloadSize == DENALI SPI PAYLOAD SIZE BYTE; BYTE transfers are Payload == spi mosi data array[i]; started }) end end // Returning back control to the layered sequencer layered\_sqr.item\_done(); end Returning back the control to the endtask: body reg.read() or reg.write() methods endclass : spi\_reg\_adaption\_layer\_seq

Figure 5: SPI Protocol Adapter Layer Sequence Implementation With Cadence SPI Sequences



# III. RESULTS

With the implementation of UVM Sequence Layering for RAL, engineers were able to reuse register sequences with a faster verification turnaround time without modifying the testbench. The development of sequence\_adapter\_layer required only 8% extra effort but resulted in a 70% time-saving while bringing up the testbench and running tests. The overall activity effort to re-write sequences and develop custom verification components was just around 100-man hours, including the use of Cadence VIP for PCIe and SPI interfaces with excellent support from the Cadence VIP team. This demonstrated the effectiveness of UVM Sequence Layering in improving code reusability and scalability.

# IV. CONCLUSION

In conclusion, the paper demonstrates the successful application of Universal Verification Methodology (UVM) Sequence Layering on RAL register sequences, using Cadence VIP for PCIe and SPI protocols. The introduction of the sequence adapter layer resulted in faster verification turnaround times with minimal additional effort. This approach significantly improved code reusability and scalability, making it a valuable technique for complex verification environments.

### ACKNOWLEDGMENT

I would like to gratefully acknowledge the critical feedback and support that I received on the content of this paper from my colleagues, Mayukh Majumdar, Vishwanath Anathakrishnan, Priya Anathakrishnan.

#### References

- [2] Verification Academy UVM Cookbook: https://verificationacademy.com/cookbook/registers/integrating
- [3] Universal Verification Methodology (UVM) 1.2 Users Guide Accellera, October 8, 2015
- [4] UVM Tutorial for Candy Lovers 16. Register Access Methods ClueLogic

<sup>[1]</sup> M. Peryer, D. Aerne, "A New Class Of Registers," - DVCon US 2016