



Advanced RISC-V Verification Technique Learnings for SoC Validation Using Breker SystemVIP for RISC-V System Ready David Kelf, CEO, Breker Verification Systems

Nambi Ju, Principle Engineer, Breker Verification Systems

#### Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

#### Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

## The High Cost of Developing Test Content





Source: Wilson Research 2020

#### **Project Resource Deployment**





**Why? Resource Intensive Test Content** 

© Breker Verification Systems, Inc. All rights reserved.

abstract verification intent

Can we

# Test Suite Synthesis... Analogous to Logic Synthesis





© Breker Verification Systems, Inc. All rights reserved.

Breker Systems Confidential

### **Breker SystemVIP Library**





#### SoC SystemVIP Library

- The *RISC-V Core TrekApp* provides fast, pre-packaged tests for RISC-V Core and SoC integrity issues
- The *Coherency TrekApp* verifies cache and system-level coherency in a multiprocessor SoC
- The *End-to-end IP TrekApp* IP test sets ported from UVM to SoC
- The *Power Management TrekApp* automates power domain switching verification
- The *Security TrekApp* automates testing of hardware access rules for HRoT fabrics
- The *Networking & Interface TrekApp* automates packet generation, CXL, UCIe interface tests

# **Constrained Random vs AI Planning Algorithm Synthesis**





Design black box, shotgun tests to search for key state Low probability of finding complex bug Starts with key state and intelligently works backward through space Deep sequential, optimized test discovers complex corner-cases



#### White Paper Discussing AI Planning Algorithm Test Generation on Breker Website

### A Look At RISC-V



- Open Instruction Set Architecture (ISA) creating a discontinuity in the market
- Appears to be gaining significant traction in multiple applications
- Significant verification challenges
  - $\,\circ\,$  Arm spends \$150M per year on 10^{15} verification cycles per core
  - $\,\circ\,$  Hard for RISC-V development group to achieve this same quality
  - $\,\circ\,$  Lots of applications expands verification requirements
  - Requires automation, reuse and other new thinking



### **RISC-V Verification & Validation Tasks**





#### © Breker Verification Systems, Inc. All rights reserved.

### **Breker RISC-V SystemVIP Portfolio**

**CPU Cores** 

Uncore IPs

VIP

\* \*

VIP



- SoC Cache Coherency
- Memory Ordering
- Power Management

Breker Systems Confidential

• System Interrupts





SVIPs for Core Integrity

**Register Hazards** 

Core Interrupts

Core Cache Coherency

• Load/Store

٠

٠

٠ ٠ ...

- Mem2Mem (dma)
- IO Offload (PCIE/Eth)
- WQ Servicing
- ٠ •••





- IO Offload (PCIE/Eth) •

#### ٠

#### • WQ Servicing

#### •••



#### Single Source of Truth for all stages of Verification & Validation





#### **Different Challenges for Core vs SoC Verification**







#### **RISC-V Core Verification Challenges**

Random Instructions	Do instructions yield correct results
Register/Register Hazards	Pipeline perturbations dues to register conflicts
Load/Store Integrity	Memory conflict patterns
<b>Conditionals and Branches</b>	Pipeline perturbations from synchronous PC change
Exceptions	Jumping to and returning from ISR
Asynchronous Interrupts	Pipeline perturbations from asynchronous PC change
Privilege Level Switching	Context switching
Core Security	Register and Memory protection by privilege level
Core Paging/MMU	Memory virtualization and TLB operation
Sleep/Wakeup	State retention across WFI
Voltage/Freq Scaling	Operation at different clock ratios
Core Coherency	Caches, evictions and snoops

#### **RISC-V SoC Verification Challenges**

System Coherency	Cover all cache transitions, evictions, snoops
System Paging/IOMMU	System memory virtualization
System Security	Register and Memory protection across system
Power Management	System wide sleep/wakeup and voltage/freq scaling
Packet Generation	Generating networking packets for I/O testing
Interface Testing	Analyzing coherent interfaces including CXL & UCIe
Random Memory Tests	Test Cores/Fabrics/Memory controllers across DDR, OCRAM, FLASH etc
Random Register Tests	Read/write test to all uncore registers
System Interrupts	Randomized interrupts through CLINT
Multi-core Execution	Concurrent operations on fabric and memory
Memory Ordering	For weakly order memory protocols
Atomic Operation	Across all memory types

#### Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

#### **RISC-V Core Testbench Integration**





#### **RV64 Core Instruction Generation**





#### **Instruction Coverage Analysis**





#### **RV64 Core Load/Store**





### **Example Address Allocation Patterns**



#### • Random Clusters with locality of reference

// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrRand size:0x8 addr: trek\_mem\_ddr+0x08b810c8

// memAllocAddrRand size:0x8 addr: trek\_mem\_ddr+0x2380e378

// memAllocAddrRand size:0x8 addr: trek mem ddr+0x2380e380

// memAllocAddrRand size:0x8 addr: trek\_mem\_ddr+0x2380e370

#### • Stride Patterns across fixed address distances

// memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrStride stride\_len:0x2000 size:0x8 addr: trek\_mem\_ddr+0x08b830c8

// memAllocAddrStride stride\_len:0x2000 size:0x8 addr: trek\_mem\_ddr+0x08b850c8

// memAllocAddrStride stride len:0x2000 size:0x8 addr: trek mem\_ddr+0x08b870c8

// memAllocAddrStride stride len:0x2000 size:0x8 addr: trek\_mem\_ddr+0x08b890c8

#### Sequential Addresses matching a specific Hash

#### // memAllocAddrSlice allocated setId:0x1 of 0x4 blocks

// memAllocAddrHash hash:0x44 size:0x100 addr: trek\_mem\_ddr+0x08bc1100

// memAllocAddrHash hash:0x44 size:0x100 addr: trek mem ddr+0x08c01100

// memAllocAddrHash hash:0x44 size:0x100 addr: trek mem ddr+0x08c41100

// memAllocAddrHash hash:0x44 size:0x100 addr: trek mem ddr+0x08c81100

#### **Application to Unit Bench and Sub-System Bench**











### **RV64 Core Exception Testing**





#### Page Based Virtual Memory Tests





Figure 3.2: RISC-V address translation details.

#### **RV64 Core Page Based MMU Tests**





© Breker Verification Systems, Inc. All rights reserved.

#### Agenda



- Test Suite Synthesis and SystemVIP
- RISC-V Core Verification SystemVIP
- RISC-V SoC Verification SystemVIP

#### **RISC-V SoC Testbench Integration**





### Multi-Agent Scheduling Plans: Overview

- True Sharing within scenario
- False Sharing across scenarios





#### **RV64 MultiCore MoesiStates**



TrekDebug 2.0.2beta: coherency-riscv64-moesiStates@centos6 File Tests View Preferences Select Window Find: in coherency-riscv64-moesiStates.c 🔻 🔸 🕞 🗌 Match Case Memory Map dde multiOp.36 trek mem ddr+0xff95020 (0x4 bytes hart1 0x00000000: 4b22f054 hart0 hart2 hart3 multiOp.36 trek mem ddr+0xff9503c (0x4 bytes т1 то TO Τ1 то Τ1 T0 0x00000000: 4b22f054 multi0p.9 multiOp.13 multi0p.1 multiOp.2 nultiOp.10 nultiOp.14 multiOp.3 multiOp.11 nultiOp.33 multiOp.4 multi0p.15 nultiOp.12 multi0p.29 4 **b** 4 multiOp.16 multiOp.5 multiOp.34 Test Source 0× multiOp.6 nulti0p.17 nulti0p.30 IO Task multiOp.36 multiOp.7 multiOp.31 ultiOp.35 multi0p.18 multiOp.19 nultiOp.8 // multiOp.36 multiOp.36 multiOp.20 trek write32 shared(0x8, trek hart0 T0 state); multiOp.37 multi0p.21 multiOp.22 **Planned Cache State** } multiOp.23 nultiOp.38 case (0x8): { // wait for multiOp.35 multi0p.24 multiOp.39 if (trek\_read32\_shared(trek\_hart3\_T0\_state) < 0; Transitions multi0p.25 nultiOp.40 trek c2t event(0, 0xb); // [event:0xb multiOp.26 multiOp.41 /\* tbx: trek message("Begin mailtiOp.36"); \*/ multiOp.27 multi0p.28 // memAllocSingle with 0x1 blocks of 0x4 bytes nultiOp.42 multiOp.43 // pss\_top.moesiStates.EXCLUSIVE\_to\_MODIFIED\_8\_i / pss\_top.op multiOp.44 // trek\_copy\_memory\_block(trek\_mem\_ddr+0x0ff9503c, trek\_mem\_d multiOp.45 🚽 trek write32(trek read32(trek mem ddr+0x0ff9503c), trek mem d multiOp.46 trek c2t event(0, 0xc); // [event:0xc agent:hart0 multiOp.47 /\* tbx: trek message("End multiOp.36"); \*/ trek write32 shared(0x9, trek hart0 T0 state); break: Memory locations of multiOp.36 Test Idle

#### Efficacy of System-Integrity Testing using the RISC-V TrekApp



BREKER

#### **Atomics Testing**

TrekDebug 2.0.2beta: coherency-riscv64-atomics@centos6

<u>File</u> <u>T</u>ests <u>V</u>iew <u>P</u>references <u>S</u>elect <u>W</u>indow







# **RISC-V SoC Memory Ordering: Dekker Algorithm**



- Assume initial state A=0, B=0
- The Dekker Algorithm States
   core 0: ST A, 1; MEM\_BARRIER; LD B
   core 1: ST B, 1; MEM\_BARRIER; LD A
   error iff ( A == 0 && B == 0 )
- This is a test for a weakly ordered memory system

 Such a system must preserve the property that a LD may not reorder ahead of a previous ST from the same agent

## **Dekker Memory Ordering**

TrekDebug 2.0.2beta: coherency-riscv64-dekker@centos6

<u>File</u> Tests ⊻iew <u>P</u>references <u>S</u>elect <u>W</u>indow



Memory locations of dekkerCheck.19



#### **MultiCore MMU Tests**





#### **False-Share Memory Stress Tests**





<sup>©</sup> Breker Verification Systems, Inc. All rights reserved.

# Thanks for Listening! Any Questions?