

# Efficient Verification of Arbitration Design with a Generic Model

Kevin Kotadiya, Ishita Agrawal eInfochips An Arrow Company Ahmedabad, Gujarat, India

*Abstract*- This paper proposes a generic System Verilog based arbitration verification model that can be integrated N number of times into any verification environment and highlights the challenges associated with verifying multi-level arbitration. The model is organized, reusable, easy to maintain, reduces code repetition, and human coding mistakes, which saves time and effort. It facilitates verification of intermediate arbitra(s) without white box testing and enables easy bug detection. The approach ensures all input combinations exercised for comprehensive testing via inbuild functional coverage. Overall, the arbitration model proposed in this article offers a comprehensive solution to the challenges associated with multi-level arbitration in complex systems.

Keywords- WRR Arbitration Model, Re-usable, Protocol Independent, Coverage, Channel Information

### I. INTRODUCTION

In modern digital systems, the efficient and fair resolution of conflicts among multiple sources attempting to access shared resources is crucial. The arbitration mechanism plays a vital role in ensuring that conflicts are resolved in a timely and equitable manner. Verifying the correctness and effectiveness of arbitration designs is a complex task due to the presence of multi-level arbitration, where multiple layers of arbitration modules interact to make decisions.

This paper proposes a generic System Verilog based arbitration verification model that addresses the challenges associated with verifying multi-level arbitration designs. The model offers a comprehensive solution that can be seamlessly integrated into any verification environment, reducing code repetition, improving maintenance, enabling easy expansion, and facilitating efficient bug detection.

The motivation behind this research stems from the need to address the difficulties faced by verification teams in validating complex multi-level arbitration designs. Traditional verification methodologies often involve laborious and error-prone manual coding, resulting in time-consuming processes and the potential for human errors. Additionally, the lack of comprehensive coverage analysis hinders the identification of untested scenarios and the detection of arbitration misbehaviors.

The primary objective of this paper is to present a generic arbitration verification model that streamlines the verification process, enhances test coverage, and enables efficient bug detection. By providing a reusable and adaptable model, verification teams can overcome the limitations of traditional verification approaches and significantly improve the effectiveness and efficiency of arbitration design validation.

#### II. ARIBITRATION MODEL ARCHITECTURE

The chapter on the architecture of the arbitration model provides an overview of its design and functionality. This section describes how the model handles the N number of input channels and maps them according to the design's default order of channel selection for arbitration, as depicted in "Fig. 1," Additionally, it explains the configuration of weightage for each channel using the "set\_weight" API.

To feed input to the arbitration model, the "push\_packet" API allows users to provide custom user information in the form of a System Verilog data type, which is then pushed into the dedicated queue associated with the respective channel.

The arbitration process is facilitated through two approaches.



- a. The first approach involves using the "get\_expected\_packet" API to fetch the arbiter result immediately. When this API is called, the core logic of the arbiter performs the arbitration, producing the expected result.
- b. The second approach incorporates built-in result checking. Users can push the actual channel packet ID into the arbiter model using the "check\_actual\_packet" API. The arbitration process generates the expected result, which is then compared with the actual result obtained from the design.

The arbitration model also addresses multiple failures. i.e., in cases where one arbitration result differs from the actual result of the design, subsequent arbitration results are likely to be affected. To prevent such cascading failures, the model updates the weightage counter based on the actual result instead of the expected result. There is a configuration provided to disable it. On top of it, the user can disable the entire built-in checking of the actual result.



Figure 1. Arbitration Model Architecture

Furthermore, the arbitration model incorporates an inbuilt coverage feature. Coverage analysis helps to identify missing stimulus driving and ensures comprehensive testing. Users can disable the coverage facility, if desired.

The core logic of the arbiter operates based on the encoded ID for each input channel. There is a feature in arbitration model that allows users to pass custom information along with the input channel ID, which can be in form of string, enumeration, class, or structure, depending on the user's requirements.

"Fig. 2," illustrates the channel information. Each channel input consists of the channel ID and any accompanying channel information provided by the user. This flexibility enables users to associate relevant data or context with each channel during the arbitration process.



Figure 2. Arbitration Model Channel Information

### **III. FEATURES**

This section describes the features of the arbitration model.

- 1. **N Number of Input Channels:** Model can be instantiated with N number of arbiter channels with a custom individual channel nomenclature. Each input channel has a dedicated channel number which is used during the arbitration process. It is a versatile model which can be used for arbitration of any protocol message, packet, or information.
- 2. Integrated APIs: Model includes following APIs that can be used for,
  - a. "set\_weight": Setting weightage for each input channels,
  - b. "push\_input": Feeding input to arbitration channel, where input is encoded channel ID itself,
  - c. "get\_expected\_packet": Get expected arbitration result where output is encoded channel ID and,
  - d. "check\_actual\_packet": Fetch actual result and compare it with expected arbitration result.
- 3. **Channel Information:** Model allows user to pass channel related information in any form of System Verilog data type through arbitration model and same channel information passed at expected results. For example, information can be a string, a structure, an entire transaction, etc. Model also facilitates verification of intermediate arbiter(s) without white box testing using channel information. Users can pass channel related information through all arbitration levels and at the end, the expected result can be compared with the actual result. For example, as shown in "Fig. 3,"



Figure 3. Multi-level Arbitration Model



**a2-ci1** is the arbitration result of A2, which is mapped to **b1-ci1** input of arbitration B1. At B1 output, model checks the result of A2 and B1 both. Here, **-ci0** and **-ci1** represent the channel information. This feature simplifies the verification process, saves time, and enhances accuracy.

4. **Inbuilt Coverage Model:** The arbitration model also incorporates an inbuilt coverage model, which helps to ensure that all input combinations are exercised to produce different results. This coverage model also facilitates easy identification of untested scenarios, and quick design bug detection. Following Table I summarizes the overall arbitration coverage model.

Sr. No.	Name	Bin Type	Bin	Weight	Description	
1	<name>_arb_cg</name>	-	-	1	Arbitration Covergroup	
	arb_input_cp	Auto	auto[1]			
1.01			auto[2]	1	Coverpoint for sampling all possible input combinations.	
				1	N = number of input channels	
			auto[2^N -1]			
			auto[CH 0]			
1.02	arb_cycle_start_cp	Auto	auto[CH 1]	1	Coverpoint for sampling channel from where one arbitration cycle started	
1.02						
			auto[CH (N -1)]			
			CH 0 => CH 1			
1.03	arb_output_transition_cp	Custom	CH 0 => CH 2	0	Coverpoint for sampling all possible	
				0	output transitions.	
			CH (N -2) => CH (N -1)			
	arb_output_transition_reason_cp		NO_INPUT			
1.04		Custom	NO_WEIGHT	0	Coverpoint for sampling all output	
			NO_INPUT_NO_WEIGHT		transitions reason.	
1.05	arb_output_transition_cp_X_arb _output_transition_reason_cp	Auto	-	1	Cross of output transition with its transition reason.	

TABLE I Overview of Arbitration Coverage Model

# IV. ARBITRATION MODEL INTEGRATION

The arbitration model presented in this paper is highly versatile and can be integrated into any environment that requires the verification of an arbiter implemented in a design. "Fig. 4," illustrates one of the ways in which the arbitration model can be instantiated in a verification environment.

Consider that arbitration model is instantiated within a block reference model. The reference model receives packets driven to the design and packets driven by the design as output. After performing the necessary processes on these packets, they can be passed to the model. Incorporation of the arbiter model into the reference model allows comprehensive testing and validation of the design's arbitration.

It's important to note that the instantiation and integration of the arbiter model may vary based on the specific verification environment and design requirements. The provided example of integrating the model within a block



reference model serves as a starting point, but further details and customization may be necessary based on the specific implementation context.



Figure 4. Arbitration Model Integration

In the context of arbitration model integration within a reference model, let's consider two examples: a single level of arbitration and multiple levels of arbitration.

## 1. Single-Level of Arbitration

In this example, we described a simple arbitration model integrated into a reference model, which consists of a single arbiter in the input-to-output direction. The arbiter has three input channels. "Fig. 5," illustrates this scenario, where Channel 0, Channel 1, and Channel 2 can be the sources of input packets for both the design and the reference model.

After the necessary logical operations (Logic 0,1,2) are performed on the input packets, they can be pushed into the model using the respective channel's encoded ID. The design provides the actual packet, and the reference model performs logical checking (Logic 3) on the packet. The channel's encoded ID from the packet can be passed to the arbiter model using the "check\_actual\_packet" API. If there is a mismatch in the results from the design and the reference model, an error is flagged, indicating discrepancy in the expected and actual arbitration.



Figure 5. Signal level of Arbitration Integration



# 2. Multi-Level of Arbitration

In this example, we described the integration of multiple levels of arbitration within a reference model. The design incorporates three arbiter models: two models at level 1 and one model at level 2. The level 2 arbiter receives input packets from the result of the level 1 arbiter. Each arbiter has three input channels. "Fig. 6," represents this scenario, where Channel 0 to Channel 5 are the sources of input packets for both the design and the reference model. Like the previous example, input packets are pushed into their respective arbiters (Arbitration Model 1 and Arbitration Model 2) along with channel information.

Once the inputs are pushed to the arbiters, the reference model retrieves the results using the "get\_expected\_packet" API and obtains the channel information. The results from both arbiters are then fed into the input of the level 2 arbiter (Arbitration Model 3) along with the channel information fetched from the level 1 arbiter results. There is a fair possibility of an independent input(s) to level 2 arbiter. In "Fig. 6,", this is represented as Ch 1 (Logic 9). When there is an actual packet from the design, the reference model performs logical checking (Logic 8) and compares it with the result from the level 2 arbiter. The Arbitration Model 3 provides results using the "get\_expected\_packet" API. If there is a mismatch between the results (encoded ID or channel information), the checker implemented in the reference model flags an error.



Figure 6. Multiple level of Arbitration Integration

Below are the snippets of single level arbitration model integration steps,

1. Instantiate arbitration module with number of input channels and channel enumeration typedef.

```
26
27
        @brief : CXL arbitration module enum typedef
28
      *
        @var
               : arb cxl channel e
29
      */
30
     typedef enum {H2DREQ_, S2MNDR_, S2MDRS_} arb_cxl_channel_e;
31
32
      * @brief : CXL arbitration module instance
33
      *
34
               : cxl arb
        @var
35
      *
     ei_arbitration_c #(3, arb_cxl_channel_e, string) cxl_arb;
36
```

Figure 7. Model Instance Example Code



2. Creating instance of arbitration module.

45	/**
46	* @brief : New constructor
47	* @function : new
48	*/
49	<pre>function new(string name = "", uvm_component parent = null);</pre>
50	<pre>super.new(name, parent);</pre>
51	<pre>this.name = name;</pre>
52	<pre>cxl_arb = new({name,"_cxl_arb"});</pre>
53	endfunction : new

Figure 8. Model Constructor Example Code

3. Setting weight using "set\_weight" API.

85	// Settng weightage
86	<pre>foreach(cxl_arb_weight[i]) begin</pre>
87	<pre>void'(cxl_arb.set_weight( i</pre>
88	, cxl arb weight[i]
89	));
90	end

Figure 9. Setting Weight API Example Code

4. Giving input packets to arbitration module using "push\_packet" API.



Figure 10. Input API Example Code

5. Getting the output packet and checking it with actual using "check\_actual\_packet" API.

```
147
148
         @brief
                   : Get output packet and check it with actual packet
149
        @function : write cxl arb output port
150
151
      virtual function void write_cxl_arb_output_port(ei_uvm_sequence_item pkt);
152
        ei_cxl_base_packet_c output_pkt_;
153
154
        if($cast(output_pkt_,pkt)) begin
155
          if(output_pkt_.link_channel inside {
                                                ei_cxl_enum_pkg:: H2DREQ,
156
                                                ei_cxl_enum_pkg:: S2MNDR;
                                                ei_cxl_enum_pkg:: S2MDRS }) begin
157
                                                     (output_pkt_.link_channel == ei_cxl_enum_pkg:: H2DREQ) ?
158
            void'(cxl_arb.check_actual_packet(
                                                                                                                 0
                                                     (output_pkt_.link_channel == ei_cxl_enum_pkg:: S2MNDR)
159
160
161
                                               , output_pkt_.link_channel.name()
162
                 ));
163
          end
164
        end
165
      endfunction : write_cxl_arb_output_port
```





## V. RESULTS AND ANALYSIS

We have used this generic model to perform 4-5 block-level verifications on a complex SoC project. Currently, there are 12 arbiters, with more expected to be added. The implementation of a single arbitration in the testbench requires approximately 400 lines of code. With 12 arbiters, the code length increases to 4800 lines. By utilizing this model, we were able to reduce the overall coding effort by 91%. Such a model can offer several benefits, such as it can help quicker and efficient development of verification reference model, reducing coding errors and improving test coverage. Additionally, it can facilitate verification without white-box testing, which can save considerable time and effort during the verification process.

# Below is the snippet of coverage bins generated from project which used this arbitration model,

UNI Name	Overall Average Grade	Overall Covered
(no filter)	(no filter)	(no filter)
arb_input_cp	46.67%	7 / 15 (46.67%)
arb_cycle_start_cp	25%	1 / 4 (25%)
arb_output_transition_cp	50% *	8 / 16 (50%)
arb_output_transition_reason_cp	33.33% *	1 / 3 (33.33%)
Ax8 arb channel change X reason cross	6.25%	3 / 48 (6.25%)

Figure 12. Arbitration Model Cover Points

Bins 🔒 arb_input_cp			
Abstract Expand			
Ex UNI Name	Overall Average Grade	Overall Covered	Score
(no filter)	(no filter)	(no filter)	(no filter)
_= auto[1]	0%	0 / 1 (0%)	0
_g auto[2]	✓ 100%	1 / 1 (100%)	1
auto[3]	2 100%	1 / 1 (100%)	1
_g auto[4]	<b>!</b> 0%	0 / 1 (0%)	0
auto[5]	0%	0 / 1 (0%)	0
auto[6]	0%	0 / 1 (0%)	0
auto[7]	✓ 100%	1 / 1 (100%)	2
auto[8]	0%	0 / 1 (0%)	0
auto[9]	0%	0 / 1 (0%)	0
auto[10]	0%	0 / 1 (0%)	0
auto[11]	✓ 100%	1/1(100%)	2
auto[12]	2 100%	1/1(100%)	2
a auto[13]	0%	0 / 1 (0%)	0
auto[14]	2 100%	1 / 1 (100%)	1
_≝ auto[15]	✓ 100%	1 / 1 (100%)	3991

Figure 13. Input Cover Point Bins

Bins Bins arb_cycle_star	t_cp					
Abstract Expand						
Ex UNR Name		Overall Average Grade	Overall Covered	Score		
	(no filter)	(no filter)	(no filter)	(no filter)		
auto[CXL_D2HREQ_]		✓ 100%	1 / 1 (100%)	4000		
auto[CXL_D2HDATA_]		0%	0/1(0%)	0		
auto[CXL_S2MNDR_]		0%	0/1(0%)	0		
auto[CXL_S2MDRS_]		0%	0 / 1 (0%)	0		





Bins arb_output_transition_cp			
Abstract Expand			
Lic UNI Name	Overall Average Grade	Overall Covered	Score
(no filter)	(no filter)	(no filter)	(no filter)
b[CXL_D2HREQ_=>CXL_D2HREQ_]	✓ 100%	1 / 1 (100%)	499
b[CXL_D2HREQ_=>CXL_D2HDATA_]	✓ 100%	1 / 1 (100%)	501
b[CXL_D2HREQ_=>CXL_S2MNDR_]	0%	0 / 1 (0%)	0
b[CXL_D2HREQ_=>CXL_S2MDRS_]	0%	0 / 1 (0%)	0
b[CXL_D2HDATA_=>CXL_D2HREQ_]	. 0%	0 / 1 (0%)	0
b[CXL_D2HDATA_=>CXL_D2HDATA_]	/ 100%	1 / 1 (100%)	499
b[CXL_D2HDATA_=>CXL_S2MNDR_]	✓ 100%	1 / 1 (100%)	500
b[CXL_D2HDATA_=>CXL_S2MDRS_]	. 0%	0 / 1 (0%)	0

Figure 15. Output Transition Cover Point Bins

Bins arb_output_transition_reason_cp			
Abstract Expand			
x UNR Name	Overall Average Grade	Overall Covered	Score
(no filter)	(no filter)	(no filter)	(no filter)
NO_INPUT	✓ 100%	1 / 1 (100%)	4
NO_WEIGHT	0%	0 / 1 (0%)	0
NO_INPUT_NO_WEIGHT	0%	0 / 1 (0%)	0

Figure 16. Output Transition Reason Cover Point Bins

	Bins ANB arb_channel_change_X_reason_cross							
Ał	Abstract Expand							
lx U	NI: Name	arb_output_transition_cp	arb_output_transition_reason_cp	Overall Average Grade	Overall Covered	Score		
	(no filter)	(no filter)	(no filter)	(no filter)	(no filter)			
	b[CXL_D2HREQ_=>CXL_D2HREQ_],NO_INPUT	b[CXL_D2HREQ_=>CXL_D2HREQ_]	NO_INPUT	0%	0/1(0%)	0		
	b[CXL_D2HREQ_=>CXL_D2HREQ_],NO_WEIG	b[CXL_D2HREQ_=>CXL_D2HREQ_]	NO_WEIGHT	0%	0 / 1 (0%)	0		
	b[CXL_D2HREQ_=>CXL_D2HREQ_],NO_INPUT	b[CXL_D2HREQ_=>CXL_D2HREQ_]	NO_INPUT_NO_WEIGHT	096	0/1(0%)	0		
	b[CXL_D2HREQ_=>CXL_D2HDATA_],NO_INPUT	<pre>b[CXL_D2HREQ_=&gt;CXL_D2HDATA_]</pre>	NO_INPUT	100%	1 / 1 (100	. 2		

Figure 17. Output Transition and Reason Cross Bins

#### VI. LIMITATIONS AND FUTURE EXPANSION

When a mismatch occurs in the arbitration result, debugging can be challenging, often requiring waveform analysis to identify the issue. In the arbitration model described, the error message currently provides the expected and actual results. However, it would be beneficial to include additional details in the error message to aid in debugging efforts. This can involve providing insights into why the current result is expected and explaining why the previous channel is not selected as output. By incorporating such details into the error message, the debugging effort can be significantly reduced. The coverage information (Output Transition Reason) can be utilized in the error message to provide more context and insights into the arbitration outcome.

Currently, the arbitration model supports the Classical Weighted Round Robin (WRR) algorithm and single arbitration output. However, there is potential to enhance the model's capabilities to support the Interleaved WRR algorithm and multiple arbitration outputs. By expanding the model's functionality, it becomes more adaptable to diverse arbitration scenarios, catering to a wider range of design requirements.

### VII. CONCLUSION

The generic arbitration verification model presented in this paper offers a solution to the challenges associated with verifying multi-level arbitration designs. By providing a reusable and adaptable model that can be integrated into any verification environment, the model reduces code repetition and simplifies maintenance and expansion efforts.



Furthermore, the model facilitates efficient bug detection and untested scenarios through its in-built coverage capabilities.

The paper emphasizes the significance of adopting a comprehensive arbitration verification model in the overall design verification process. By utilizing this model, verification teams can enhance their testing methodologies, improve coverage, and reduce the risk of undetected issues in complex multi-level arbitration systems. The model's flexibility and ability to address various arbitration challenges contribute to its value as a critical component of design verification efforts.

#### REFERENCES

- Katevenis, M.; Sidgiropoulos, S.; Courcoubetis, C. (1991). "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip". IEEE Journal on Selected Areas in Communications. 9 (8): 1265–1279
   Z. Fu and X. Ling, "The design and implementation of arbiters for Network-on-chips,"in 2010 2nd International Conference on Industrial and Information Systems, vol. 1, July 2010, pp. 292–295.
- [3] Accellera Systems Initiative. (2017). SystemVerilog 3.1a Language Reference Manual.
- [4] Accellera Systems Initiative. (2017). Universal Verification Methodology (UVM) 1.2 Language Reference
- [5] C. Spear, SystemVerilog for Verification: A Guide to Learning the Testbench Language Features. New York NY: Springer, 2006.