



Verification 2.0 – Multi-Engine, Multi-Run AI Driven Verification

Matt Graham – Verisium Product Engineering

The Cadence logo, featuring the word 'cadence' in a lowercase, sans-serif font. The 'c' has a red horizontal bar above it. A registered trademark symbol (®) is located to the upper right of the 'e'.



Agenda


- EDA 2.0 and Verification 2.0
- What **is** AI?
- AI Opportunities in Verification
- Multi-Engine, Multi-Run AI-Driven Verification Solutions
- Real World Impact of AI-Driven Verification Solutions



EDA 2.0 and Verification 2.0



A Generation of EDA 1.0




User's Perspective




User's Perspective

*Meet PPA Goals,
Meet Verification Quality Goals*



User's Perspective



An Opportunity Exists - EDA 2.0




AI-Driven Design and Verification

Big Data Platform



*Optimize PPA
Maximize coverage
Increase productivity*



Today

Tomorrow

Next Day





What is AI?

Artificial Intelligence, Machine Learning and Big Data





Artificial Intelligence






Intelligence demonstrated by machines, as opposed to natural intelligence, displayed by animals including humans

Algorithm



- A finite sequence of well-defined instructions, typically used to solve a class of specific problems or to perform a computation

Machine Learning




Machine learning (ML) is the study of **computer algorithms** that can **improve automatically** through **experience** and by **use of data**. It is seen as a part of artificial intelligence.

Artificial Neural Networks, Decision Trees, Support-Vector Machines, Genetic Algorithms

Machine Learning or Automation?


Verisium™ Manager Verification Management Test Weight Optimization



Automated ✓
Algorithmic ✓
Learning ✗

Practical AI in Engineering

- Improve the tool results.
- Replace all the engineers.
- Make the engineers more efficient.





2023
DESIGN AND VERIFICATION™
DVCON
CONFERENCE AND EXHIBITION
UNITED STATES
SAN JOSE, CA, USA
FEBRUARY 27-MARCH 2, 2023

AI Opportunities in Verification




Automation = Throughput


Exponential Challenge




ROI Mindset:
Bug closure
per \$ per day



**VERIFICATION
THROUGHPUT**




Verification Work Horses




Verification Team Perspective


Meet Verification Quality Goals
Find bugs - Close coverage




Many Experts, Many Domains, Massive Data.



Big Data & AI Opportunity



Verification Challenge – SoC Debug



- SoCs integrate of hundreds of IP
- Each of the IP is constantly changing, evolving, improving
- Week to week, SoC-level testing results in a number of test failures
- Determining the root cause of the failure requires dozens of engineers and multiple weeks





Multi-Engine, Multi-Run AI Driven Verification Solutions



Multi-Engine, Multi-Run Verification

Meet Verification Quality Goals
Find bugs - Close coverage





Opportunities for ML in Simulation

Regression Compression

Bins Covered	CPU Time
393226	10052 cpuH


Original Regression





Bins Covered	CPU Time	Regain	Compression
390528	1950 cpuH	99.3%	5.1x

ML Regression

Targeted Regression






Original regression for full design







Augmenting runs from ML

Bug Hunting / Coverage Closure



ML for Coverage Closure

- Synthesize tests to more efficiently hit coverage



Machine Learning for Bug Hunting

- Typical bug-hunting using randomized testbenches
 - Once bug rate reaches some low threshold
 - Fill CPU resources with random runs
 - Increase seeds for tests most likely to hit unique scenarios

Front-end
state

Random sequences

0
1
2
3


A	B	A	C	D	B	A	A	D	...
A	C	C	B	D	A	D	C	B	...
C	B	A	A	A	A	A	C	C	...
D	A	D	B	C	B	D	B	D	...

...

N

B	B	C	A	B	C	B	A	C	...
---	---	---	---	---	---	---	---	---	-----


Random config /
Scenario gen



Bug signature




Design states



Rare scenarios come close to
bug exposure but not quite



Machine Learning for Bug Hunting (con't)

- Machine Learning bug hunting using randomized testbenches
 - Focus on front-end states that magnify more rare conditions




Machine Learning for Bug Hunting (con't)

- Augment full regression with ML-generated runs
 - The ML-generated regression will create higher percentage of more rare scenarios
 - The bug rate of the ML runs (unique signature / cpuH) will typically be higher than the full regression
 - Use in conjunction with the full regression until the full regression no longer finds new bug signatures



AI Opportunity for Regression Debug



Automated ML Bucketing of Regression Failures


- Problem Statement

- Manual failure analysis of regression is very costly and inefficient

- Solution

- Automate the failure analysis/classification

Runs			Failure message	Bug
Index	Name	Status		
(no filter)			[failed]	
7	/uart_tests/apb_uart_rx_tx	failed	Bus Error	Fifo Full
8	/uart_tests/apb_uart_rx_tx	failed	Parity Error	
10	/uart_tests/apb_uart_rx_tx	failed	Coherency Mismatch	
11	/uart_tests/apb_uart_rx_tx	failed		Transaction out of Order
14	/uart_tests/apb_uart_incr_data	failed		
15	/uart_tests/apb_uart_incr_data	failed		
16	/uart_tests/apb_uart_incr_data	failed		Mem Access Violation
17	/uart_tests/apb_uart_incr_data	failed		
18	/uart_tests/apb_uart_incr_data	failed		
19	/uart_tests/apb_uart_incr_data	failed		Opcode Mismatch
2	/uart_tests/apb_uart_rx_tx	failed		
3	/uart_tests/apb_uart_incr_data	failed		
2	/uart_tests/apb_uart_rx_tx	failed		Packet Timeout
3	/uart_tests/apb_uart_incr_data	failed		
5	/uart_tests/apb_uart_rx_tx	failed		
6	/uart_tests/apb_uart_incr_data	failed		Bad Routing ID
9	/uart_tests/apb_uart_rx_tx	failed		
10	/uart_tests/apb_uart_rx_tx	failed		
11	/uart_tests/apb_uart_rx_tx	failed		Mem Access Violation
12	/uart_tests/apb_uart_rx_tx	failed		
13	/uart_tests/apb_uart_incr_data	failed		
15	/uart_tests/apb_uart_incr_data	failed		Packet Timeout
16	/uart_tests/apb_uart_incr_data	failed		
17	/uart_tests/apb_uart_incr_data	failed		
18	/uart_tests/apb_uart_incr_data	failed		Bad Routing ID
27	/uart_tests/apb_uart_rx_tx	failed		
28	/uart_tests/apb_uart_rx_tx	failed		
29	/uart_tests/apb_uart_rx_tx	failed		Mem Access Violation
30	/uart_tests/apb_uart_rx_tx	failed		
31	/uart_tests/apb_uart_incr_data	failed		
33	/uart_tests/apb_uart_incr_data	failed		Packet Timeout
34	/uart_tests/apb_uart_incr_data	failed		
35	/uart_tests/apb_uart_incr_data	failed		
26	/uart_tests/apb_uart_incr_data	failed		





Bug: FIFO Full

Test3: Bus error
Test27: Parity Error
Test51: Mismatch


Bug: Mem Access Violation

Test16: Wrong Opcode
Test27: Packet Timeout
Test51: Bad Routing ID

Automatically Identify the Bad Change Set



Automated Deep Waveform Analysis



AI Design Analysis

Identify and rank semantic changes between two RTL versions

Ignore harmless changes

Rank “complexity” of genuine logic changes

```
module cg (d, clk);
input d, clk;
reg orig;
reg clone;
reg g_latch;
wire w = orig ^ d;
wire gclk = clk & g_latch;
```

?

```
module cg (d, clk);
input d, clk;
reg orig, clone, g_latch;


// Comments ...
wire w = orig ^ d;
wire gclk = clk & g_latch;

always @(clk or w)
if (clk) g_latch <= w;

always @(posedge gclk)
clone <= d;


always @(posedge clone)
orig <= d;

fd : assert property (
    @(posedge clk) orig == clone
);
Endmodule
```




AI Opportunity for Workload Optimization

- Automatically identify target features
 - Disruptive changes
 - Low coverage
 - High bug potential
- Select or synthesize stress tests
 - Optimize regression time and resource.



AI Opportunity for Resource Optimization








Real World Impact of AI Driven Verification Solutions



Xcelium-ML




Verisium Platform




Verisium Platform in Action


AI-driven submission of
tests to compute farm



Cadence Joint Enterprise Data and AI (JedAI) Platform





Cadence[®] JedAI Platform



- Cross-domain big data EDA platform to facilitate AI and analytics deployment delivering productivity multiplier
- Highly scalable, distributed, secure infrastructure
- Open industry-standard user interface and scripting environment optimized for Cadence tools

SoC Debug with Verisium Platform



Potential for massive improvement in debug productivity

Questions

- Thanks for joining!
- Feedback and offline questions:
 - magraham@cadence.com