

2023  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**UNITED STATES**  
SAN JOSE, CA, USA  
FEBRUARY 27-MARCH 2, 2023

# Harnessing the Power of UVM for AMS Verification with *XMODEL*


Jaeha Kim and Charles Dančak  
Scientific Analog, Inc.

scientific analog



# Why Verify Analog with SystemVerilog/UVM?


- **UVM (Universal Verification Methodology)** is a framework of building reusable & scalable testbenches for digital systems with standardized components
- Surge of **analog circuits with digital programmability** calls for UVM-like verification approaches extended to analog



[R. Staszewski, 2010]

# Extending UVM to AMS Verification


- UVM testbenches for AMS circuits can be built with standard components if we use a well-defined *fixture module* enclosing these elements:
  - AMS device under verification (DUV) modeled in SystemVerilog
  - Analog instrumentations for generating stimuli and measuring responses



# Outline of This Tutorial

- In this tutorial, you'll learn how to write UVM testbenches for AMS circuits in a step-by-step manner:
  - Writing AMS instrumentations in SystemVerilog using *XMODEL* primitives
  - Auto-extracting SystemVerilog models from analog circuits with *MODELZEN*
  - Building a fixture module for an example programmable bandpass filter
  - Putting together the UVM components to compose a UVM testbench for AMS verification

## SystemVerilog Testbench (UVM)



[Snapdragon 808/810, Qualcomm]

# Instructors

## Jaeha Kim



- Professor, Seoul National University, Korea
- CEO & Founder, Scientific Analog, Inc., CA
- MS & PhD in EE
- Served on TPCs of DAC, ICCAD, CICC & ISSCC
- Assoc. Editor of IEEE Journal of Solid-State Circuits

## Charles Dančak



- Verification Instructor & Consultant, Betasoft Consulting, Inc., CA
- MS in EE and Physics
- Teaching SystemVerilog at UCSD Extension since 2007
- Author of DVCon US 2022 paper "UVM Testbench for AMS Verification"



# Part I. Building a Fixture Module for AMS Circuits

---

Jaeha Kim

scientific analog

# XMODEL Enables Analog in SystemVerilog


- XMODEL is a plug-in extension enabling *fast and accurate analog/mixed-signal* simulation in **SystemVerilog**
  - **Event-driven**: delivering 10~100x faster speed than Real-Number Model (RNM)
  - **Analog**: supporting both functional and circuit-level models
  - **SystemVerilog**: fully compliant with SystemVerilog-based flows (e.g. UVM)



scientific analog

# Event-Driven Simulation of Analog

- How do we extend the Verilog's event-driven algorithm to simulating analog circuits?




scientific analog

# Expressing Analog Events

- XMODEL* expresses analog signals in functional forms instead of using a series of time-value pairs:


$$x(t) = \sum_i c_i t^{m_i} e^{-a_i t}$$

*SPICE*



Accuracy relies on fine time step

*XMODEL*



Events occur only when the coefficients are updated


scientific analog

# Propagating Analog Events

- With the signals transformed into Laplace s-domain:


$$x(t) = \sum_i c_i t^{m_i-1} e^{-a_i t} u(t) \xrightarrow{\mathcal{L}} X(s) = \sum_i \frac{b_i}{(s + a_i)^{m_i}}$$

- The response of a system can be computed in an event-driven manner without time-step integration:



# XMODEL's Event-Driven Simulation


- XMODEL is fast due to very few events triggered during the simulation



scientific analog

# Composing Models with *XMODEL* Primitives


- With *XMODEL*, you don't have to write codes to model analog circuits
- Put together *XMODEL primitives* to describe their functions or circuits



Functions	Filters	Data conversion / comparison	Sampling, selection, and delay
add	filter	transition	sample
multiply	filter_var	slice	select
scale	filter_fir	compare	delay
pwl_func	filter_disc	dac	delay_var
poly_func	integ	adc	buffer
sin_func	integ_mod		
exp_func	integ_rst		
limit	deriv		
power			


# GLISTER: Build Top-Down Models

- **GLISTER** lets you build top-down analog models in Cadence Virtuoso or Synopsys CustomCompiler in schematic forms
- Simply place the *XMODEL* primitives on a schematic and connect them with wires; no coding is necessary!



# Top-Down Modeling with XMODEL & GLISTER

Describe top-down models in schematics using *GLISTER* & *XMODEL* primitives



Netlist SystemVerilog models

```

tb_channel sv - /home/jaeha/demo/cadence/xmodel.sim/sandbox/
File Edit Search View Document Project Build Tools Help
channel sv x tb_channel sv x
// XMODEL/SystemVerilog netlist for sandbox:tb_channel.schematic
// Generated on May 26 17:23:43 2019
`include "xmodel.h"
module tb_channel (
  `output_xreal eq
);
// signal declarations
xbit clk;
xbit data;
xreal rx;
xreal tx;
// instance declarations
clk_gen #(.SJ freq(0.0), .init_phase(0.0), .freq(2.5e+09), .RJ_rms(0.0),
transition #(.value1(0.1), .value0(-0.1), .fall_time(0.0), .rise_time(0.0),
channel I0 (.out(rx), .in(tx));
filter #(.zeros('1.5e+08,0.0)), .poles('5e+08,0.0,1e+09,0.0)), .delay(
prbs_gen #(.length(15)) XP1 (.trig(clk), .out(data));
// inline dump statements
initial begin
  $xmodel_dumpfile("xmodel.jez");
  $xmodel_dumpvars("level=0");
end
endmodule // tb_channel
  
```



Simulate with *XMODEL*



scientific analog


# Getting Ready

- Connect to the URL: **https://<SERVER\_IP>:8443/#<USERNAME>**
  - For example, `https://111.22.33.44:8443/#user01`
  - You may have to ignore security warnings to proceed



## Getting Ready (2)

- Open the "Terminal" App
  - Click the pull-down menu:  
*Applications* → *Favorites* → *Terminal*




- And execute these commands to start Virtuoso:

```
$ tar zxvf UVM_XMODEL_202303.tar.gz
$ cd UVM_XMODEL
$ source etc/setup.bashrc
$ cd cadence
$ virtuoso &
```


# Browsing the *XMODEL* Primitive Library

- Click **Tools** → **Library Manager** in CIW
- Select *xmodel\_prims* library and browse the *XMODEL* primitives available
- Check **Show Categories** option to browse primitives based on their categories




# Accessing Documentations of *XMODEL* Primitives

- By double-clicking on the '*doc*' view of each primitive cell, or
- By typing '*xmodel -h <primitive name>*' on the command line



Double Click




# XMODEL Primitives At a Glance

<b>Functions</b>	<b>Describes functionality of analog/mixed-signal circuits</b> (add, multiply, deriv, integ, filter, select, power, pwl_func, poly_func, transition, sample, compare, dac, adc, ...)
<b>Circuits</b>	<b>Represents circuit elements</b> (resistor, capacitor, inductor, switch, diode, nmosfet, pmosfet, vsource, isource, vcvs, vccs, ccvs, cccs, ...)
<b>Logic Gates</b>	<b>Models digital logic gates with xbit input/outputs</b> (buf_xbit, inv_xbit, nand_xbit, nor_xbit, xor_xbit, mux_xbit, dff_xbit, ...)
<b>Domain Translators</b>	<b>Converts between a clock and one of its properties such as frequency, phase, period, duty-cycle, and delay</b> (clk_to_freq, clk_to_phase, freq_to_clk, phase_to_clk, ...)
<b>Connect</b>	<b>Make connections between signals with different types</b> (xbit_to_bit, bit_to_xbit, xreal_to_real, real_to_xreal, ...)
<b>Stimuli</b>	<b>Generate stimulus signals</b> (dc_gen, sin_gen, pwl_gen, clk_gen, prbs_gen, ...)
<b>Probes / Measures</b>	<b>Make measurements on the simulated waveforms</b> (probe_freq, probe_delay, dump, meas_avg, meas_pp, trig_cross, trig_rise, ...)

scientific analog

# Lab Exercise #1


- Open *AVM\_LIB.EX1:schematic* cellview
- Place a proper primitive symbol in the empty box to supply a *sinusoid input* to the filter DUT




scientific analog

# Hint for Lab Exercise #1


- Choose your answer from one of these *stimulus generator primitives*:



*dc\_gen*




*exp\_gen*



*sin\_gen*



*step\_gen*




*pwl\_gen*

scientific analog


# Solution for Lab Exercise #1

- The answer is "*sin\_gen*"
- To place an instance of *sin\_gen*:
  - Select *Create* → *Instance* (or press 'I')
  - Choose *xmodel\_prims:sin\_gen.symbol*
  - Place the symbol on the schematic




# Editing Instance Parameters

- To edit its parameters (e.g. *frequency*):
  - Select the symbol on the schematic
  - Click right mouse button and select **Properties...** from the pop-up menu (or press 'Q')
  - Edit the parameter values
  - Click 'OK'



# More *XMODEL* Primitives Explained



*filter*

- Models a linear analog filter with its gain, poles, and zeros
- This example models a bandpass filter with two poles at 15kHz & 150kHz and a zero at DC  
(poles= ' {15k,0.0,150k,0.0}, zeros= ' {0.0,0.0})



*dump*

- Instructs the simulator to record the simulated waveforms
- Supported file format: JEZ and FSDB
- Various options available (e.g. level of monitoring depth)

# Generating XMODEL Netlist

**Virtuoso® Schematic Editor L Editing: AVM\_LIB EX1 schematic**

GLISTER Help

- Edit/View Configuration
- Edit Model Parameters
- Open Testbench Editor
- Generate XMODEL Netlist
- Display XMODEL Netlist
- Run XMODEL Simulation
- Monitor/Stop XMODEL Processes
- Open Waveform Viewer
- Add Waveform Probe
- Remove All Probes
- Run MODELZEN
- Edit MODELZEN Properties
- Set MODELZEN Options
- About GLISTER
- Check-in License

**XMODEL Testbench Editor**

Testbench CellView

AVM\_LIB : EX1 : schematic

Simulation Design Commands Cosimulation

Simulator

Simulation Time: 500us

Timescale: 1ps/1ps

Statistical Mode

Extra Options

Generate Netlist

Display Netlist

**EX1.sv - /users/jaeha/projects/appnotes/UVM\_tutorial/xmodel.sim/AVM\_LIB/EX1...**

```

EX1.sv x
// XMODEL/SystemVerilog netlist for AVM_LIB:EX1.schematic
// Generated on Jan 10 06:26:39 2023

`include "xmodel.h"

module EX1 ();

// signal declarations
xreal in;
xreal out;

// instance declarations
filter #(.gain(1.1e-05), .poles('{15000,0.0,150000,0.0}), .zeros('{0.0,0.0}))
DUT (.out(out), .in(in));
sin_gen #(.amp(1), .freq(5000)) XP0 (.out(in));

// inline dump statements
initial begin
    $xmodel_dumpfile("xmodel.jez");
    $xmodel_dumpvars("level=0");
end

endmodule // EX1
  
```

line: 25 / 25 col: 0 sel: 0 RO SP mode: LF encoding: UTF-8 filetype: Syste...

scientific analog

# *XMODEL* Signal Types

- *XMODEL* introduces two new data types:

***xreal*** : for continuous-time analog signals in event-driven format




***xbit*** : for *timing-accurate* digital signals (e.g. clocks or pulses)



- *GLISTER* can automatically detect the type of each signal during netlisting and insert type-coercing connectors as necessary


scientific analog

# Running XMODEL Simulation



*Run Simulation*

*Plot Waveforms*



- Note: this process is equivalent to executing:

```
$ cd $XMODEL_SIMDIR/AVM_LIB/EX1/schematic
$ make runsim
```

# The *xmodel* Launcher Script

- *XMODEL* simulations are basically SystemVerilog with additional libraries and we use a wrapper script called '*xmodel*' to provide consistent interface with different SV simulators (Xcelium, VCS, Questa)
- Basic usage:


```
$ xmodel EX1.sv --top EX1 --simtime 500us --simulator [vcs|xcelium|questa]
```

- Use '--command' option to see the actual commands executed, e.g.:

```
$ xmodel EX1.sv --top EX1 --simtime 500us --simulator vcs --command
```


# Viewing Waveforms

- Click  *Open Waveform Viewer* to start XWAVE
- Click "+ Add Signals" icon on the bottom to browse & select signals



# Simulated Waveforms

- For a 5kHz input with 2V<sub>pp</sub> swing (-1~+1V), the output has ~655mV<sub>pp</sub> swing




scientific analog



# Lab Exercise #1 (cont'd)


- Try different input frequencies and check how the output swing varies



scientific analog


## Lab Exercise #2

- We want a real-type input *fREAL* to control the input sinusoid frequency
- Place proper primitives in the empty boxes of *AVM\_LIB.EX2:schematic*



scientific analog

# Lab Exercise #2 Explained




- `real_to_xreal` primitive converts a real-type input  $f_{REAL}$  to an xreal-type signal
- `integ_mod` primitive produces a sawtooth signal `saw` with a frequency equal to  $f_{REAL}$  and an amplitude equal to 1 by computing *integral(x) modulo 1*
- We want primitive **A** to scale `saw` by  $2\pi$  to produce a phase sweeping signal `phase`
- We want primitive **B** to produce a sinusoidal wave from `phase`


scientific analog

## Hint for Lab Exercise #2


- Choose your answers from these *function primitives*:




*scale*




*power*




*deriv*




*pwl\_func*




*abs\_func*



*sin\_func*



*exp\_func*




*sqrt\_func*

scientific analog

# Solution for Lab Exercise #2

- The answers are: "*scale*" (with scale factor of  $2 * M\_PI$ ) and "*sin\_func*"




scientific analog

# XMODEL Testbench View

- Can define testbench settings with customized set of files and commands
- Testbench view ***AVM\_LIB.EX2:tb*** adds a top-level testbench source file that gradually increases ***fREAL*** from 5kHz to 500kHz

Choose TB view named 'tb'




```
tb.sv x
module tb ();
real fREAL;

// DUT FIXTURE
EX2    FIXTURE (.fREAL(fREAL));

// input stimulus
initial begin
    fREAL = 5.0e3;           // 5kHz
    #(400us);
    fREAL = 15.0e3;        // 15kHz
    #(200us);
    fREAL = 50.0e3;       // 50kHz
    #(200us);
    fREAL = 150.0e3;      // 150kHz
    #(200us);
    fREAL = 500.0e3;     // 500kHz
    #(200us);
end
endmodule
```

# Simulated Waveforms


- The filter output shows different amplitude for each input frequency value



scientific analog

# Lab Exercise #3


- Open *AVM\_LIB.EX3*: *schematic* cellview
- Place proper primitives in the empty boxes to *measure the peak-to-peak swings* of the filter's input & output



scientific analog


# Measurement Primitives of *XMODEL*

- Measurement primitives measure the characteristics of signals at a time instant or over a time interval indicated by trigger signals
  - A variety of measurements are possible by combining ***trigger & measure*** primitives
  - e.g. measuring the delay from *s1*'s positive edge to *v1*'s rising




## Hint for Lab Exercise #3


- Choose your answer from one of these *measurement primitives*:




*meas\_value*




*meas\_avg*



*meas\_pp*



*meas\_rms*




*meas\_delay*

scientific analog

# Solution for Lab Exercise #3


- The answer is "*meas\_pp*"
- *trig\_rise* primitive produces a signal *trig* triggering every period
- *meas\_pp* primitives with *from/to* timings triggered by *trig* measure every period's peak-to-peak values



scientific analog

# Simulated Waveforms


- Simulation results with the testbench view *AVM\_LIB.EX3:tb*



scientific analog


# Block-Level vs. Circuit-Level Models

**Block-Level Model**  
(Signal-flow Model)



- A network of blocks where signals flow in one direction only

**Circuit-Level Model**  
(Conservative System Model)




- A network of circuits whose state is described by voltages & currents
- e.g. loading effects

scientific analog


# Need for Circuit-Level Models (CLMs)

- Circuit-level models are the most natural way to model switching, nonlinear, and loading effects in analog circuits


## Switching Behaviors



## Nonlinear Behaviors




## Loading Effects



scientific analog

# CLM Support in *XMODEL*

- With the *XMODEL* circuit primitives, one can describe analog circuits directly by listing their elements and devices
- *XMODEL* can simulate these models in SystemVerilog in an event-driven fashion without using SPICE




```

module sc_converter(
    input xreal in,
    output xreal out,
    input xbit ck, ckb
);
xreal    n1, n2;
switch  sw1(.pos(in), .neg(n1), .ctrl(ck));
switch  sw2(.pos(n1), .neg(out), .ctrl(ckb));
switch  sw3(.pos(n2), .neg(out), .ctrl(ck));
switch  sw4(.pos(n2), .neg(`ground), .ctrl(ckb));
capacitor #(.C(1e-12)) C1(.pos(n1), .neg(n2));
capacitor #(.C(1e-12)) C2(.pos(n2), .neg(`ground));
endmodule

```

# Structural Model Generation

- With CLM support, one way to auto-extract models from circuits is:
  - Model each device in the circuit using the *XMODEL* circuit primitive
  - Build the circuit model by connecting the device models as in the original circuit



```

module ctle (
    `input_xreal inp, inn,           // input signals
    `output_xreal outp, outn        // output signals
);

xreal sp, sn;
xreal vdd;

vsource    #(.mode("dc"), .dc(Vdd))
V1(.pos(vdd), .neg(`ground), .in(`ground));
isource    #(.mode("dc"), .dc(Ib/2))
I1(.pos(sp), .neg(`ground), .in(`ground));
I2(.pos(sn), .neg(`ground), .in(`ground));

nmosfet    #(.Kp(Gm), .Vth(Vth))
M1(.d(outn), .g(inp), .s(sp), .b(`ground)),
M2(.d(outp), .g(inn), .s(sn), .b(`ground));

resistor   #(.R(Rload))
RL1(.pos(vdd), .neg(outp)),
RL2(.pos(vdd), .neg(outn));

capacitor  #(.C(Cload))
CL1(.pos(vdd), .neg(outp)),
CL2(.pos(vdd), .neg(outn));


resistor   #(.R(Rc))    RC1(.pos(sp), .neg(sn));
capacitor  #(.C(Cc))    CC1(.pos(sp), .neg(sn));

endmodule

```

# MODELZEN: Auto-Extract Bottom-Up Models

- **MODELZEN** can auto-extract bottom-up models from analog circuits
  - Can extract both circuit-level models & functional models
  - Model parameters are calibrated via SPICE simulations
  - Extracted models also simulate in an event-driven way



scientific analog

# MODELZEN with GLISTER

- With *MODELZEN* & *GLISTER*, you can auto-create analog models from circuit schematics just with a single mouse click!


The image illustrates the workflow for generating analog models from circuit schematics using *MODELZEN* and *GLISTER*. It shows the Virtuoso Schematic Editor with a circuit schematic and a context menu highlighting the **Run MODELZEN** option. Overlaid windows include:

- MODELZEN Progress:** A window showing the progress of model generation, with the text "scientific analog" and "Generating Models" and a progress bar at 5/6.
- MODELZEN by Scientific Analog:** A configuration window for the model generator, showing fields for Input File, Output File or Directory, Configuration File, and Design Information File.
- scientific analog:** A logo for the tool, located at the bottom left of the image.

scientific analog

# Two-Stage Op Amp Example

- Structural models can be constructed correctly without requiring analog expertise, but have limited simulation speeds due to their complexity



```
xmodel.sv - /users/jaeha/projects/appnotes/UVM_tutorial/cadence/AVM_LIB/OPAMP/xmodel - Geany (new instance)
File Edit Search View Document Project Build Tools Help
xmodel.sv x
module OPAMP (out, en, en_b, inn, inp, vbias, vdd, vss);
`input_xreal en;
`input_xreal inp;
`input_xreal inn;
`input_xreal en_b;
`input_xreal vss;
`input_xreal vdd;
`input_xreal vbias;
`input_xreal out;

parameter real m = 1.0;

xreal n0;
xreal n1;
xreal tail;
xreal vbn;


pmosfet #(.W(1e-06), .L(9e-08), .Vth(0.552), .Kp_data('{0.36,2.513e-06,0.552,1.954e-05}), .Ro(2.39
pmosfet #(.W(3.2e-05), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.24,1.571e-07,0.408,3.747e-06,0.6,1.692
pmosfet #(.W(3.2e-05), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.24,1.571e-07,0.408,3.747e-06,0.6,1.692
nmosfet #(.W(1e-06), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.264,1.424e-06,0.432,2.85e-05,0.6,0.00012
nmosfet #(.W(6e-06), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.264,1.436e-06,0.432,2.873e-05,0.6,0.0001
nmosfet #(.W(4e-06), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.264,1.435e-06,0.432,2.871e-05,0.6,0.0001
nmosfet #(.W(1.2e-05), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.264,1.438e-06,0.432,2.876e-05,0.6,0.00
diode #(.model("pwl"), .R_data('{ INFINITY,0.24,35800,0.408,1501,0.6,332.5}), .Cpos(1.262e-29), .C
nmosfet #(.W(4e-06), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.264,1.435e-06,0.432,2.871e-05,0.6,0.0001
nmosfet #(.W(5e-07), .L(9e-08), .Vth(0.528), .Kp_data('{0.36,1.324e-05,0.528,0.0001}), .Ro(614000)
capacitor #(.C(4e-13), .m(m)) C0 (.pos(n1), .neg(out));
pmosfet #(.W(1e-06), .L(1.8e-07), .Vth(0.6), .Kp_data('{0.24,1.556e-07,0.408,3.711e-06,0.6,1.676e-

endmodule
line: 37 / 38 col: 0 sel: 0 INS SP mode: LF encoding: UTF-8 filetype: SystemVerilog scope: unknown
```

scientific analog

# Functional Model Generation with UDM

- **User-Defined Model (UDM)** interface of *MODELZEN* lets you generate higher-abstraction models (e.g. functional models) for selected parts of the circuits




scientific analog



# Lab Exercise #4-1

- Generate SV model from a programmable bandpass filter example using MODELZEN
  - *AVM\_LIB.BPF\_PROG:schematic*
- Examine the generated model stored as the cell's *xmodel* view
  - *AVM\_LIB.BPF\_PROG:xmodel*



scientific analog

# Generated SystemVerilog Model

- ***AVM\_LIB.BPF\_PROG***  
***:xmodel***

- The model preserves the hierarchy of the original circuit design

```
xmodel.sv - /users/jaeha/projects/appnotes/UVM_tutorial/cadence/AVM_LIB/BPF_PROG/xmodel - Geany (new instance)
File Edit Search View Document Project Build Tools Help
xmodel.sv x
// XMODEL/SystemVerilog model generated from ./modelzen.run/netlist/AVM_LIB.BPF_PROG:schematic/netlist
// By MODELZEN (XMODEL Release 2022.11 (x86_64)) on Tue Jan 10 14:12:42 2023

`include "xmodel.h"

// TOP-LEVEL MODULE BPF_PROG
module BPF_PROG (out, ctl_byp, ctl_c1, ctl_c2, ctl_r2, in, vbias, vdd, vss);

  `input_xreal vss;
  input ctl_c1;
  input ctl_c2;
  `input_xreal in;
  input ctl_r2;
  `input_xreal out;
  input ctl_byp;
  `input_xreal vbias;
  `input_xreal vdd;

  parameter real m = 1.0;

  wire ctl_byp_b;
  wire ctl_byp_bb;
  wire ctl_c1_b;
  wire ctl_c1_bb;
  wire ctl_c2_b;
  wire ctl_c2_bb;
  wire ctl_r2_b;
  wire ctl_r2_bb;
  xreal net1;
  xreal net2;
  xreal vref;
  xreal CONN_XREAL0_ctl_byp_b;
  xreal CONN_XREAL0_ctl_byp_bb;


  bit_to_xreal #(.level0(0.0), .level1(1.2)) CONN_0 (.in(ctl_byp_b), .out(CONN_XREAL0_ctl_byp_b));
  bit_to_xreal #(.level0(0.0), .level1(1.2)) CONN_1 (.in(ctl_byp_bb), .out(CONN_XREAL0_ctl_byp_bb));

  SUB BPF_PROG OPAMP #(.m(m)) IOPAMP (.out(out), .en(CONN_XREAL0_ctl_byp_b), .en_b(CONN_XREAL0_ctl_byp_bb), .inn(net2), .inp(vref), .vbias(vbias), .vdd(vdd), .vss(vss));
  SUB BPF_PROG C2_CTRL #(.m(m)) C2 (.neg(out), .pos(net2), .ctl_byp(ctl_byp_bb), .ctl_byp_b(ctl_byp_b), .ctl_c2(ctl_c2_bb), .ctl_c2_b(ctl_c2_b));
  SUB BPF_PROG C1_CTRL #(.m(m)) C1 (.neg(net2), .pos(net1), .ctl_byp(ctl_byp_bb), .ctl_byp_b(ctl_byp_b), .ctl_c1(ctl_c1_bb), .ctl_c1_b(ctl_c1_b));
  SUB BPF_PROG REFGEN #(.m(m)) IREFGEN (.out(vref), .en(CONN_XREAL0_ctl_byp_b), .vdd(vdd), .vss(vss));
  resistor #(.R(200000), .m(m)) R1 (.pos(in), .neg(net1));
  SUB BPF_PROG R2_CTRL #(.m(m)) R2 (.neg(out), .pos(net2), .ctl_r2(ctl_r2_bb), .ctl_r2_b(ctl_r2_b));
  SUB BPF_PROG tgate #(.m(m)) sw4 (.a(in), .b(out), .g(CONN_XREAL0_ctl_byp_bb), .gb(CONN_XREAL0_ctl_byp_b));
  SUB BPF_PROG BPF_CTRL #(.m(m)) ICTRL (.ctl_byp_b(ctl_byp_b), .ctl_byp_bb(ctl_byp_bb), .ctl_c1_b(ctl_c1_b), .ctl_c1_bb(ctl_c1_bb), .ctl_c2_b(ctl_c2_b), .ctl_c2_bb(ctl_c2_bb), .ctl_r2_b(ctl_r2_b), .ctl_r2_bb(ctl_r2_bb), .ctl_byp(ctl_byp), .ctl_c1(ctl_c1), .ctl_c2(ctl_c2), .ctl_r2(ctl_r2), .vdd(vdd), .vss(vss));

endmodule
line: 64 / 373 col: 18 sel: 0 INS SP mode: LF encoding: UTF-8 filetype: SystemVerilog scope: unknown
```

# Lab Exercise #4-2


- Now place the symbol instance of ***BPF\_PROG*** into our fixture and run simulation
  - ***AVM\_LIB.EX4:schematic***
- This fixture also includes:
  - ***dc\_gen*** primitives for supplying vdd, vss, vbias
  - ***const\_bit*** primitives for setting the control bits



scientific analog

# Solution for Lab Exercise #4-2


- Completed fixture schematic with the **BPF\_PROG** cell



scientific analog

# Simulated Waveforms

- Simulated results with the ad-hoc testbench view *AVM\_LIB.EX4:tb*



scientific analog

# Completed Fixture Module for Analog BPF

```

module FIXTURE (
  IF_BUS FREQ_IN,
  IF_BUS AMPL_OUT
);
  xreal in, out;
  xreal vdd, vss, vbias;
  xreal freq, saw, phase, sine;
  xbit trig;

  // DUT instantiation
  BPF_PROG DUT(
    .out(out), .in(in),
    .ctl_c1(1'b1), .ctl_c2(1'b0), .ctl_r2(1'b1), .ctl_byp(1'b0),
    .vdd(vdd), .vss(vss), .vbias(vbias)
  );

  // sinusoidal input generation
  real_to_xreal ICONN (.in(FREQ_IN.fREAL), .out(freq));
  integ_mod IINTMOD (.in(freq), .out(saw));
  scale #(.scale(2*M_PI)) ISCALE (.in(saw), .out(phase));
  sin_func ISINFUNC (.in(phase), .out(sine));
  poly_func #(.data('{0.8,0.1})) IPOLYFUNC (.in(sine), .out(in));

  // peak-to-peak amplitude measurements
  trig_rise #(.threshold(0.8)) ITRIGRISE (.in(in), .out(trig));
  meas_pp IMEASPP0 (.out(AMPL_OUT.PPA_OUT), .in(out), .from(trig), .to(trig));
  meas_pp IMEASPP1 (.out(AMPL_OUT.PPA_IN), .in(in), .from(trig), .to(trig));

```

*Interface busses connecting  
to driver/monitor (more later)*

- A source file located in:  
***UVM\_TB/FIXTURE.sv***

*Instantiation of the BPF  
DUT model (Lab #4)*

*Generation of variable-frequency  
sinusoidal input (Lab #2)*

*Measurement of input & output  
peak-to-peak amplitudes (Lab #3)*

# Completed Fixture Module for Analog BPF (2)

## UVM\_TB/FIXTURE.sv (cont'd)

```

// power & bias supplies
dc_gen #(.value(1.2)) IVDD (.out(vdd));
dc_gen #(.value(0.0)) IVSS (.out(vss));
dc_gen #(.value(0.7)) IVBIAS (.out(vbias));

// generate trigger marking the completion of measurement
bit TICK, TOCK=0;
xbit_to_bit ICONN_TRIG (.in(trig), .out(TICK));

initial begin: MEASURE
    wait(!FREQ_IN.RST);
    @(posedge FREQ_IN.PKT_CLK);
    forever begin
        @(negedge FREQ_IN.PKT_CLK);
        repeat (5) @(TICK);
        TOCK = ~TOCK;
    end
end: MEASURE

// feeding test-management signals through
assign AMPL_OUT.TOCK = TOCK;
assign AMPL_OUT.TAG = FREQ_IN.TAG;

endmodule: FIXTURE

```

Forwarding the TAG value

- Added parts for test sequencing:
  - *fREAL* value is updated with the positive edge of *PKT\_CLK*
  - The negative edge of *PKT\_CLK* initiates the measurement
  - The completion trigger *TOCK* is toggled when the measurement trigger *trig* (= *TICK*) is toggled 5 times
  - The monitor component samples the *PPA\_IN* & *PPA\_OUT* values when *TOCK* is toggled (more later)

# Part I: Summary

---

- We learned how to build a fixture module that includes:
  - AMS device under verification (DUV) modeled in SystemVerilog; and
  - Analog instrumentations for generating stimuli and measuring responses
- To do so, we used:
  - *XMODEL* primitives in *GLISTER* to compose the analog instrumentations
  - *MODELZEN* to auto-extract SV models from the analog circuits
- Next step is to build a UVM testbench around this fixture module!



# Part II. Building UVM Testbench for AMS Circuits

---

Charles Dančák

scientific analog

# Part II: Contents

---

§1. Key UVM Features

§2. A Basic Filter Test

§3. Driver and Monitor

§4. A UVM Scoreboard

§5. Run the Test Suite

§6. Wrap-Up

---

scientific analog

# §1. Key UVM Features

- UVM testbench organization
- Functions of UVM objects
- A typical TLM path for packets
- Virtual-to-physical bus "bridge"
- A phased UVM simulation
- A configurable machine




**Note:** Text in angle brackets (« ») indicates noncritical code whose details are omitted to avoid cluttered slides.

scientific analog



# Functions of UVM Objects (1/2)

- **Driver** applies stimulus to DUT, over the interface bus DIF. It is aware of DUT timing requirements.
- **Packets** carry transaction (stimulus + response) data between the component TLM ports.
- A **sequencer** supplies driver with a sequence of transactions that contain untimed stimulus data.
- The driver-side **agent** is a container class that instantiates DRV and SQR, connecting their ports.




scientific analog

## Functions of UVM Objects (2/2)

- **Monitor** gets the DUT response via interface bus MIF, at appropriate time in each cycle. It then assembles this data into a packet and forwards it up to the scoreboard.
- Monitor-side **agent** is a container that instantiates MON, connecting its APM0 port up to higher levels.
- **Scoreboard** collects stimulus and response packets, then evaluates the results of each transaction.

```
//Gain discrepancy for packet N:
gERROR[N] = gACTUAL - gEXPECT;
```

Scoreboard stores the errors into an array



Monitor-Side Agent

# Construct vs. Create

Another DUT

Command-Line Specified Test

Class Hierarchy

Name	Type	Value
uvm_test_top	TEST_LDO_TRIM16	@341
E	ENVIRONMENT	@354
AGNTD	AGENTD	@363
DRV	LDO_TRIM16_DRIVER	@527
SQR	uvm_sequencer	@390
AGNTM	AGENTM	@372
MON	LDO_TRIM16_MONITOR	@582
SCB	SCOREBOARD	@381



```
(* File = DRV_PKG.sv, Line = 108 *)
function void build_phase(...)
    DRV = DRIVER::type_id::create("DRV",this);
    . . . . .
```

Factory-Created Driver Component

- In OOP testbenches, class objects are constructed via `new()`.
- UVM lets you `create()` an object through a factory mechanism.
- Then one type of driver can be `substituted` for another, etc.

scientific analog



# Virtual to Physical Bus (1/2)

Defined in **DATA\_PKG**

Called From  
**initial Block**  
in Topmost Module

Configuring Module  
**Stores** the Value  
At Time 0.00

```
//Virtual interface type:
typedef virtual BAND_IF VIF_t;

//UVM_TB module stores key-value pair:
uvm_config_db #(VIF_t)::set(
    .cntxt(null), //Where in hierarchy?
    .inst_name("uvm_test_top.E.AGNTM.MON"),
    //DB resource: KEY          VALUE
    .field_name("Key_VMIF"), .value(MIF)
);
```

Value Supplied  
is **Type VIF\_t**



Configuration  
Database

- OOP testbenches utilize **new()** to connect virtual VMIF to physical MIF.
- UVM instead **stores** physical bus instance MIF in a decentralized **database**.
- What is stored is effectively a **pointer** to the physical bus instance.
- The **value** stored under name Key\_VMIF is then retrieved by MON.

scientific analog

# Virtual to Physical Bus (2/2)

Declared in **MONITOR**

Called During  
build\_phase of Monitor

Configurable Component  
Retrieves Stored Value

```
//Monitor's virtual-interface bus:
VIF_t VMIF;


function void build_phase(uvm_phase phase);
  uvm_config_db #(VIF_t)::get(
    .cntxt(this), //Monitor component itself.
    .inst_name(""), //Leaf cell with no children.
    //DB resource: KEY          VALUE
    .field_name("Key_VMIF"), .value(VMIF)
  );
```



- MON calls static method get() to **retrieve value** under field name.
- Pointer to bus instance MIF known as a **virtual interface**.
- VMIF is now a **class variable** pointing to a physical bus.

scientific analog


# A Phased Simulation



- UVM phasing **automates** the successive stages in a simulation.
- Thus during run phase, every **run\_phase()** task is executed.
- As the phase begins, **threads** for these tasks are forked off.

scientific analog

# A Configurable Machine




- Mechanical analogy: UVM resembles a **configurable machine**.
- Provides the **infrastructure** needed for any complex testbench.
- Utilize only the **functionality you need** to verify the DUT.

scientific analog

## §2. A Basic Filter Test


- A basic test scenario
- Why use UVM packets?
- **Lab #5:** Code a packet
  
- A stock UVM sequencer
- Generate a packet stream
- Simulate the packet stream
- DUT-specific timing budget
- **Lab #6:** Code a sequence

Packet



scientific analog

# A Basic Test Scenario



- To test a bandpass filter DUT, we want to build a UVM testbench that measures the input-to-output gain ( $g_{ACTUAL}$ ) at randomized frequencies.

scientific analog

# Why Use UVM Packets?

Typical  
UVM  
Packet

Random Variable  
Storing Frequency

Constrains the Range  
of Frequency Values

```
class PACKET extends uvm_sequence_item;
//Packet tag:
  int TAG = 0;

//Stimulus fields:
  rand int fINT; //Range 5--500 kHz.
  real    fREAL; //Equivalent, in Hz.

//Constrain fINT to design range:
  constraint fRANGE_con {
    fINT inside { [5:500] };
  }

```

«continued on next slide»



Packet Class

- Data in a packet class can be **randomized** and **constrained**.
- Using dynamic class objects avoids **out-of-memory** issues.
- Plain **variables** — array or **struct** — lack these features.

scientific analog

# Reusing the Packet Class

Frequency is Randomized in **int** and Cast to **real** to Measure its Coverage

Constructor Must Call **super.new()**

```


«continued»
//Called after .randomize():
function void post_randomize();
    fREAL = real'(fINT * 1e3);
endfunction: post_randomize

//Measured amplitude:
real PPA_IN, PPA_OUT; //V.

function new(...);
    super.new(...);
endfunction: new

endclass: PACKET
  
```

Packet Class



Measured Values from DUT are put into Packet

- The same packet type is used on the monitor side, maximizing **reuse**.
- Monitor reads **PPA\_IN** & **PPA\_OUT** from MIF bus, writes them into a packet.
- Packets are sent up to **scoreboard** to compare with reference data.

scientific analog

# Lab #5: Code a Data Packet

(1) Insert UVM base class.

(2) Make fINT random.

(3) Constrain to audio range.

(4) Specify data type.

```
(* File = DATA_PKG.sv, Line = 32 *)
class PACKET extends «uvm_base_class»;

    . . . . .
//Stimulus field:
    «qualifier» int fINT; //5--500 kHz.
    real fREAL;          //Equivalent.

//Constrain fINT to design range:
    constraint fRANGE_con {
        fINT inside { [«range»] };
    }

    . . . . .
//Measured output (volts):
    «type» PPA_IN, PPA_OUT;

endclass: PACKET
```

Funny braces (\*...\*) indicate source filename and line number.



Packet Object  
TX\_PKT

- Replace **angle-bracketed** hints with SystemVerilog code
- Run **make lab5** to check your syntax

scientific analog

# Lab #5: Solutions

(1) Insert UVM base class.

(2) Make fINT random.

(3) Constrain to audio range.

(4) Specify data type.


```
(* File = DATA_PKG.sv, Line = 32 *)
class PACKET extends uvm_sequence_item;

    . . . . .
    //Stimulus field:
    rand int fINT;      //5--500 kHz.
    real fREAL;        //Equivalent.

    //Constrain fINT to design range:
    constraint fRANGE_con {
        fINT inside { [5:500] };
    }

    . . . . .
    //Measured output (volts):
    real PPA_IN, PPA_OUT;

endclass: PACKET
```



Packet Object  
TX\_PKT

- Each packet represents one **transaction** — stimulus or response.
- Field fINT will be randomized during the packet **sequence**.

scientific analog

# A Stock UVM Sequencer

Construct,  
not Create

```
(* File = DRV_PKG.sv, Line = 85 *)
class AGENTD extends uvm_agent;
    uvm_sequencer #(PACKET) SQR;
    DRIVER DRV;


    function void build_phase(...);
        SQR = new("SQR", this);
        . . . . .
        DRV = DRIVER...create("DRV",this);
    endfunction: build_phase

    function void connect_phase(...);
        DRV.«port».connect(SQR.«export»);
    endfunction: connect_phase
endclass: AGENTD
```

Connect  
TLM Ports

Typed Base-Class Sequencer

Driver-Side Agent



- A sequence of packets is sent to the driver by the **sequencer**.
- The driver declares — but does not itself **create** — packets.

scientific analog


# Generate a Packet Stream

Required  
Name

Untimed  
Algorithm

```
class SEQ_FILTER extends uvm_sequence #(PACKET);
  PACKET TX_PKT; //Declare packet.
  task body(); //Generate packets.
    TX_PKT = PACKET...create(...);
    for («Loop for TRIALS»)
    begin:LOOP
      start_item(TX_PKT);
      ++TX_PKT.TAG; //Integer ID field.
      TX_PKT.randomize(); //fINT randomized.
      finish_item(TX_PKT);
    end: LOOP
  endtask: body
endclass: SEQ_FILTER
```

Typical UVM  
Sequence



- A sequence of packets is implemented as an **untimed** algorithm.
- Driver will apply fields to VDIF, until this sequence is **finished**.

scientific analog

# Simulate the Packet Stream

TRIALS  
Iterations

UVM Testbench: TRIALS = 12

TX_TAG	fINT	RX_TAG	gACTUAL (OUT/IN)	gEXPECT (HSPICE)	gERROR
1	82 kHz	1	0.807570	0.797575	0.009995
2	41 kHz	2	0.859233	0.853325	0.005908
3	77 kHz	3	0.820436	0.810763	0.009673
4	98 kHz	4	0.763185	0.752410	0.010775
5	107 kHz	5	0.737411	0.726343	0.011068
6	10 kHz	6	0.452455	0.452721	-0.000266
7	40 kHz	7	0.857331	0.851576	0.005755
8	93 kHz	8	0.777381	0.766811	0.010570
9	32 kHz	9	0.828604	0.824218	0.004386
10	59 kHz	10	0.857222	0.849071	0.008151
11	90 kHz	11	0.785794	0.775364	0.010430
12	46 kHz	12	0.864688	0.858066	0.006622

Worst-case |gERROR|: 0.011068 over 12 trials.


Random  
Seed:  
1279

SPICE-Like  
Accuracy

- Exactly when to **apply** the random frequency is left up to the driver.
- Similarly, when to **measure** PPA values is left up to the monitor.
- Notice scoreboard checks for **matching** TX\_TAG and RX\_TAG.

scientific analog

# DUT-Specific Timing



## Guideline:

Write the DRV and MON code from an explicit timing diagram.

- We **apply** the random frequency on active clock edges.
- And begin **measuring** PPA upon inactive clock edges.

scientific analog

# Lab #6: Code a Sequence

(1) Insert type of packets.

(2) Specify for loop.

(3) Packet type.

(4) Randomize **rand** fields.

```
(* File = SEQ_PKG.sv, Line = 09 *)
class SEQ_FILTER extends uvm_sequence #(«type»);

    PACKET TX_PKT; //Declare packet.
    task body(); //Generate packets.
        TX_PKT = PACKET...create(...);
        for («Loop for TRIALS»)
            begin:LOOP
                start_item(«PKT_object»);
                ++TX_PKT.TAG; //Integer ID field.
                «Randomize TX_PKT.»
                finish_item(TX_PKT);
            end: LOOP
        endtask: body
    endclass: SEQ_FILTER
```

A UVM Sequence

- Replace **angle-bracketed** hints with SystemVerilog code.

scientific analog

# Lab #6: Solutions

(1) Insert type of packets.

(2) Specify for loop.

(3) Packet type.

(4) Randomize **rand** fields.

```
(* File = SEQ_PKG.sv, Line = 09 *)
class SEQ_FILTER extends uvm_sequence #(PACKET);

    PACKET TX_PKT; //Declare packet.
    task body(); //Generate packets.
        TX_PKT = PACKET...create(...);
        for (int I=1; I <= TRIALS; I++)
            begin:LOOP
                start_item(TX_PKT);
                ++TX_PKT.TAG; //Integer ID field.
                TX_PKT.randomize();
                finish_item(TX_PKT);
            end: LOOP
        endtask: body
    endclass: SEQ_FILTER
```


A UVM Sequence

- All DUT-related **timing details** are left up to driver and monitor.

scientific analog

## §3. Driver and Monitor

- Typical component: driver
- Driver `run_phase()` task
- The SEQ-DVR handshake
- Monitor setup code
- Monitor `run_phase()` task
- Building a typical agent




# Typical Component: Driver

Set-Up Code  
Task Code

```
class DRIVER extends uvm_driver #(PACKET);
  VIF_t VDIF; //Virtual interface.
  PACKET TX_PKT; //Declare a packet.
  function void build_phase(... phase);
    //Associate instance DIF with VDIF:
    «Use uvm_config_db to get VDIF.»
  endfunction: build_phase
  task run_phase(uvm_phase phase);
    wait(!VDIF.RST);
  endtask: run_phase
endclass: DRIVER
```

Driver Class



- Driver is a typical **component** derived from a base class.
- Does not create a packet—but **pulls it down** from SQR.
- Extracts fINT from each packet and **drives it** into the DUT.


scientific analog

# Driver Task: run\_phase()

```
(* File = DRV_PKG.sv, Line = 48 *)
task run_phase(uvm_phase phase);
  wait(!VDIF.RST);
  forever
  begin:LOOP //Drive at active edges:
    @(posedge VDIF.PKT_CLK);
    seq_item_port.get_next_item(TX_PKT);
    //Bus Signal ← Packet Field
    VDIF.TAG = TX_PKT.TAG;
    VDIF.fINT = TX_PKT.fINT;

    seq_item_port.item_done(); ...
  end: LOOP
endtask: run_phase
```

Driver Task



- Each component's run\_phase() task **runs concurrently**.
- Every loop iteration begins at **active edge** of PKT\_CLK.
- Same packet is broadcast, via APD0, to SCB and COVG.

scientific analog

# The SEQ-DRV Handshake

1) Sequence `start_item()` waits for driver to ask for the next packet.

```
class SEQ_FILTER extends uvm_sequence...
  task body();
    TX_PKT = PACKET...create(...);
    for («Loop for TRIALS»)
      begin:LOOP
        start_item(TX_PKT);
        TX_PKT.randomize();
        finish_item(TX_PKT);
      end: LOOP
    endtask: body
  endclass: SEQ_FILTER
```

**Sequence**

(2) Driver `get_next_item()` pulls down item from SQR, waiting until its pointer is received.

```
task run_phase(uvm_phase phase);
  wait(!VDIF.RST);
  forever
    begin:LOOP
      @(posedge VDIF.PKT_CLK);
      seq_item_port.get_next_item(...);
      VDIF.TAG = TX_PKT.TAG;
      VDIF.fINT = TX_PKT.fINT;
      seq_item_port.item_done();...
    end: LOOP
  endtask: run_phase
```

**Driver**

TX\_PKT Argument

Apply Stimulus

Argument Optional

(3) Sequence fills packet fields. Calling `finish_item()` sends completed packet to driver. Sequence loop then blocked.

(4) Driver applies fields to VDIF. It calls `item_done()`, unblocking next iteration of the sequence.

- Four `*item*` tasks do a full **sequence-driver** handshake.

scientific analog

# Monitor Setup Code

Set-Up Code

```
class MONITOR extends uvm_monitor;
//Get PPA_OUT off bus; put in packet:
VIF_t VMIF; //Virtual interface.
PACKET RX_PKT; //Declare a packet.
uvm_analysis_port #(PACKET) APM0;


function void build_phase(... phase);
    APM0 = new("APM0", this);
    uvm_config_db #(VIF_t)::get(...VMIF);
endfunction: build_phase

task run_phase(uvm_phase phase);
    wait(!VMIF.RST);

endtask: run_phase
endclass: MONITOR
```

Monitor Class

Packet to Scoreboard



- Monitor declares a packet—will later **create it** and fill its fields.
- It constructs the analysis port APM0—which is **not** built-in.
- Declares and **gets** a pointer VMIF to physical bus MIF.

scientific analog

# Monitor run\_phase() Task

Task Code

```
(* File = MON_PKG.sv, Line = 58 *)
task run_phase(uvm_phase phase);
  wait(!VMIF.RST);
  forever
  begin:LOOP //Sample at 4 tick:
    @(VMIF.TOCK);
    RX_PKT = PACKET...create("RX_PKT");
    //Packet Fields ← Bus Signals
    RX_PKT.TAG      = VMIF.TAG;
    RX_PKT.PPA_OUT  = VMIF.PPA_OUT;


    APM0.write(RX_PKT); //Send up.

  end: LOOP
endtask: run_phase
```

Monitor Task

write() to Scoreboard

Mid-Cycle Measure



- Monitor **assembles** packet RX\_PKT from the signals on VMIF.
- Actual PPA is assigned around **mid-cycle** to a packet field.
- Method **write()** sends up the filled packet to scoreboard.

scientific analog

# Building a Typical Agent

Construct

```
(* File = MON_PKG.sv, Line = 93 *)
class AGENTM extends uvm_agent;

    . . . . .
    uvm_analysis_port #(PACKET) APM1;
    MONITOR MON;

    function void build_phase(...);
        APM1 = new("APM1", this);
        MON = MONITOR...create("MON", this);
    endfunction: build_phase


    function void connect_phase(...);

        . . . . .
        MON.APM0.connect(APM1);
    endfunction: connect_phase
endclass: AGENTM
```

Factory-Create

## Guideline:

Ports are **not** factory-created —they never undergo a test-specific factory substitution.



- Each **agent** typically handles a specific bus interface to the DUT.
- This agent creates **monitor** MON, and constructs TLM port APM1.
- Then **connects** existing MON port APM0 to the agent port APM1.

scientific analog

## §4. A UVM Scoreboard

- Scoreboard architecture
- Scoreboard setup code
- **Lab #7:** Find Worst |gERROR|


05: 0.067
• • •
32: 0.082
• • •
120: 0.069
• • •
500: 0.047

scientific analog

# Scoreboard Architecture

SPICE  
Look-Up  
Table

05: 0.067
...
32: 0.082
...
120: 0.069
...
500: 0.047



- SCB compares **actual** measured gain against **expected**.
- Looks up **gEXPECT** from the included SPICE reference table.


scientific analog

# Scoreboard Setup Code

DUT-Specific  
Scoreboard

Set-Up Code  
Task Code

```
class SCOREBOARD extends uvm_scoreboard;
    AA_t GOLD_REF_DATA; //Look-up table.
    real PPA_IN, PPA_OUT; //Measured amplitudes.
    PACKET TX_PKT, RX_PKT; //DRV-side, MON-side.
    «TLM exports AXD2, AXM2»
    «uvm_tlm_analysis_fifo TX_FIFO, RX_FIFO»
    «function void build_phase(), connect_phase()»
    «task run_phase()» //Call GOLD_REF_GAIN(fINT).
    «function real GOLD_REF_GAIN(int fINT_arg)»
    «function void extract_phase()» //Max |gERROR|.
endclass: SCOREBOARD
```



GOLD\_REF\_GAIN(32 kHz)  
→ 0.824 : Expected Gain

- Task `run_phase()` compares **gEXPECT** versus **gACTUAL**.
- Calls **GOLD\_REF\_GAIN()** to look up gEXPECT expected for fINT.
- **Next packets** are retrieved from FIFOs by calling `.get()`.

scientific analog

# Lab #7: Find Worst | gERROR |

**No Return**  
From void  
Function:  
Assign result  
to gWORST.

```
(* File = SCB_PKG.sv, Line = 194 *)

/* Find worst-case |gERROR| value across a run.
 * Errors were stored in array gERROR[1:TRIALS].
 * Return worst case to class variable gWORST.
 */
real gWORST = 0.0;
function void extract_phase()
    real gERROR_ABS;
    «Loop statement»
    begin:EXTRACT
        «Take absolute value of element.»
        «Compare to gWORST, then update.»
    end: EXTRACT
endfunction: extract_phase
```

**Scoreboard  
Function**

gERROR[1:TRIALS]

1: 0.0099
2: 0.0059
3: 0.0097
4: 0.0108
5: 0.0111
6: -0.0003
• • • • •
11: 0.1043
12: 0.0066

- Replace **angle-bracketed** hints with SystemVerilog code.
- Run **make lab7** to check your syntax

scientific analog

# Lab #7: Solutions

```
(* File = SCB_PKG.sv, Line = 194 *)

/* Find worst-case |gERROR| value across a run.
 * Errors were stored in array gERROR[1:TRIALS].
 * Return worst case to class variable gWORST.
 */
real gWORST = 0.0;
function void extract_phase()
    real gERROR_ABS;
    foreach(gERROR[L])
    begin:EXTRACT
        gERROR_ABS = (gERROR[L] < 0.0)?
                    -gERROR[L] : +gERROR[L];
        if (gERROR_ABS > gWORST)
            gWORST = gERROR_ABS;
    end: EXTRACT
endfunction: extract_phase
```

gERROR[1:TRIALS]

1: 0.0099
2: 0.0059
3: 0.0097
4: 0.0108
5: 0.0111
6: -0.0003
• • • • •
11: 0.1043
12: 0.0066


UVM\_INFO @ 14 ms: E.SCB [SCORE]  
Worst-case |gERROR|: 0.01129

- The foreach loop is independent of the number of **TRIALS**.

scientific analog

## §5. Run the Test Suite

- Topmost UVM module
- A test-suite component
- UVM testbench topology
- **Lab #8:** Final testbench run




scientific analog

# Topmost UVM Module

```

UVM_TB
module UVM_TB();
  import uvm_pkg::*;
  «Describe clock, reset.»
  «Instantiate FIX, DIF, ...»
  initial
  begin:SUITE
    uvm_config_db...::set(...);
    //Start at time 0:
    run_test("TEST_SUITE");
  end: SUITE
endmodule: UVM_TB

```




- This module is the top block **elaborated** by the SystemVerilog simulator
- It **instantiates** the fixture, DUT, and both physical interface buses.
- Its `initial` block calls a `uvm_root` task: **`run_test()`**.

scientific analog

# A Test-Suite Component

Gets **Fixed** Instance Name `uvm_test_top`



Instantiated  
**by Factory**  
at Time 0

**Guideline:**  
Can alternatively specify any test-suite class name from the **command line** using option:  
`+UVM_TESTNAME=TEST_SUITE`.

- The component **TEST\_SUITE** is never manually instantiated.
- Specify "TEST\_SUITE" as the string **argument** to `run_test()`.
- Factory then **creates an instance** of specified class at time 0.

scientific analog

# UVM Testbench Topology

Class-Based Hierarchy

UVM Testbench: TRIALS = 10

```


1 UVM_INFO @0.0 ms: [UVMTOP] UVM testbench topology
2 -----
3 Name                                Type                                Value
4 -----
5 uvm_test_top                         TEST_SUITE                          @341
6   E                                   ENV                                  @354
7     AGNTD                             AGENTD                               Not All @363
8       DRV                             DRIVER                               @547
9         SQR                             uvm_sequencer                         Details @410
10           AGNTM                         AGENTM                               Shown  @372
11             MON                         MONITOR                               @602
12               COVG                       COVERAGE                             @391
13                 SCB                       SCOREBOARD                             @381
14                   RX_FIFO                 uvm_tlm_analysis_fifo #(T)           @711
15                     TX_FIFO                 uvm_tlm_analysis_fifo #(T)           @652
16 -----

```

- After environment ENV is built, test suite can call `print_topology()`.
- Factory has created the TEST\_SUITE instance `uvm_test_top`.
- At time `0.0 ms`, the hierarchy is ready for `run_phase()`.

scientific analog

# Lab #8: Final Testbench Run



- To run simulation: **make runsim**
- To run simulation in GUI mode: **make runsim\_gui**

scientific analog

## Part II: Summary

- We learned how to write UVM testbenches for AMS circuits:
  - e.g. checking the gain of a bandpass filter circuit at randomized frequencies
  - UVM testbench is built with UVM components derived from their base classes
  - The UVM components talk to each other by sending packets via TLM pathways
- This UVM testbench is no different from the ones for digital circuits!
  - Except for the fixture module enclosing the analog DUT & instrumentations
  - Composed with SV models extracted by *MODELZEN* & *XMODEL* primitives
  - The UVM simulation on AMS circuits runs efficiently entirely within SystemVerilog

# To Learn More

- To learn more about *XMODEL*, *GLISTER*, & *MODELZEN*, visit Scientific Analog's website: <https://www.scianalog.com>
- And check out these resources:
  - Videos: [scianalog.com/saflix](https://www.scianalog.com/saflix)
  - Webinars: [scianalog.com/webinars](https://www.scianalog.com/webinars)
  - Newsletters: [scianalog.com/avm](https://www.scianalog.com/avm)
  - Online demos: [scianalog.com/glister\\_demo](https://www.scianalog.com/glister_demo) & [modelzen\\_demo](https://www.scianalog.com/modelzen_demo)

