




Modernizing Hardware/Software Interface

Bringing your register design into 21st Century

YiChiang Chang
YiChiang.Chang@arteris.com




Arteris SoC Integration Automation



Magillem Connectivity



• Features

- Project management and central database
- IP and design reuse (IP-XACT packaging)
- SOC design build, assembly, derivatives and outputs
- APIs, custom features by APIs
- Checkers and reports
- Excel table flow
- RTL restructuring
- Hierarchy manipulation
- GUI or batch mode




Hierarchy Manipulation

Fast and safe response to physical design requirements



- Automated Move, Merge, or Flatten physical/virtual hierarchy:
 - RTL restructuring to meet power & floor-planning constraints
 - Partitioning (power, clock, and voltage domains)
 - Hard macro replication, Split SoC design in chiplets, Feedthrough connections for abutted floorplan
- Process reduced from weeks to 1-2 days

Table-based Assembly Flow



Magillem Register Automate HSI


Extensive validation of inputs, ensuring data is clean and ready for use





Iterations to update the specification and generate new outputs




Magillem System Map Flow



- Segments support
- System Map elaboration
- Registers are packaged in IP-XACT component



Magillem Register



Verilog/VHDL
Synthesizable
RTL Implementation

Magillem Register IDE for Script Development

- Unified environment to create/debug/execute scripts (Python and TCL)
- GUI based on Visual Studio Code
 - Flexibility, extensibility, and support for various programming languages and tools
 - Provide syntax highlighting, code completion, and linting
 - Native support for editing and validating XML-based files
 - Built-in support for Git integration allowing collaborative work on EDA projects
 - Easy to add your own plug-ins

❖ Note: Magillem is also available in pure shell (interactive or batch) mode

Technical Capabilities

1. Highly scalable: Up to 5 Million Registers
2. True cross compiler: All specification formats supported for input and output
3. High-quality RTL: Extensive error checking
4. Powerful generator: RTL reg bank, UVM, C-HAL, Documentation...
5. Highly configurable: Over 400 configuration properties
6. Advanced features support: Wide memories, alternative UVM backdoor methodology for high performance on large designs

Thank you