


Next Generation Verdi : Overview of New Debug and Verification Management

Prasad Chelur Thirumalaiah Siddeshwara and
Rohit Kumar Ohlayan

SYNOPSYS[®]

Agenda

- Motivation and Debug Flow
- AI Based debug automation
- Debug Decision Tree
- Verdi Verification Management System
- Refreshed GUI and IDE
- VC Replay
- Summary + Q&A



Prasad Chelur Thirumalaiah Siddeshwara - Presenter

R&D Engineering, Sr Manager, Synopsys Inc.



Prasad is Sr Manager, R&D having 12+ years of EDA experience with expertise in Testbench and Protocol debug part of Verdi. Prasad key Focus area includes general debug of Verdi, Debug and Performance analysis of industry standard and proprietary Protocol. Providing innovative solution for testbench debug like TBRCA, Protocol RCA and Log based debug.

Rohit K Ohlayan - Author

R&D Engineering Sr Director, Synopsys Inc.


Rohit is Sr Director, R&D and manages the Static Verification line of products in Synopsys. He has 25+ years of experience, working in SpyGlass - the industry leader in Static Verification - and its various apps like Lint, RDC, Functional Lint, Euclide which is IDE based Linting. Rohit has architected various solutions around Linting flows in VC SpyGlass, and holds multiple patents and publications to his name



Motivation and Debug Flow


Impact on Right First-Time Silicon

Fewer First-Time Right




More Respins

Logic Bugs Dominating



Main Cause of Respins


Verification Time Spent



Need to Reduce Debug Time!



Source: Wilson Report 2022

How is Debug Automated Today?




AI-Assisted Debug Flow

Next-Generation Debug: Improves debug productivity up to 10X





ML-Based, Automated Regression Debug



AI-Based Debug Automation


Regression Binning with ML




Smart Probe

- ML-based ranking of change lists to root cause regression failures

Train the bug prediction model




Bug prediction use model




RDA Component Technology

TBRCA




- Transaction Diff – Diff the transaction in the reference vs failing FSDB
- Message Analysis – No ref FSDB required. Analyze info from the “error” message.
- Report transaction of interest linked to the error

DUTRCA




- Adopt roll back mechanism and TraceDiff technology to narrow down DUT problem
- Temporal Flow View to analyze root cause path

PureLog




- Display messages in table and message chart view
- Intuitive filter, search, data mining operations
- API to access database
- ML technology to detect abnormal message

XRCA / with X-Pessimism



- Scan X signals in FSDB and trace the root cause of X.
- Handle large amount of X signals in batch mode
- Formal engine to identify X pessimism to remove the noise

Auto Debug Design Change Problem



Changelist id that make regression fail

Total design changes of the changelist id

Design Differences

```

81,82c81
^
  //default:  X0 = IDB;
  default:   X0 = PC; // bug
^
v
  default:   X0 = IDB;
  
```

Show design difference

Debug entry point: double click will show tracing path from debug entry point to root cause

DUTRCA Report


The screenshot shows a software interface for a DUTRCA report. The main window is titled '<rcaReport:4> tracediff_report.xml (on odcpHY-VG-1310)'. The interface includes a menu bar (File, View, Window, Help, Tools) and a toolbar with icons for search, zoom, and other functions. A 'Sort by: Auto rank' dropdown is visible. The main content area is divided into two panes: 'RCA Type' on the left and 'Design Differences' on the right.

The 'RCA Type' pane shows a tree view of analysis details. Under 'In DUT Root cause count 1', there is a highlighted entry: '/slowfs/us01dwt2p216/usb3_regress/yawei/lsp_ult/DUTRCA_0713/case/ Module DWC_usbx_ctl_lsp_hpsch'. A green box highlights this entry, and a callout bubble points to it with the text 'In DUT'. Below this, under 'Not in DUT Root cause count 42', there are several entries, including '/lsp_ult_top/lsp_fifo_if/lsp_dut/txf_cnt#1456521444 Module ult_lsp_fifo_status_if Debug entry count 3'. A green box highlights these entries, and a callout bubble points to them with the text 'Not In DUT'.


The 'Design Differences' pane shows a list of differences. The first difference is '140c140' with a '<' symbol. Below it, there is a line of code: '> localparam SCHAT_DEPTH_PER_UF = (DWC_USBX_CTL_HOST_NUM_PERIODIC_EP_ESS_BI/2);'. A callout bubble points to this code with the text 'Value difference root cause is from the DUT scope'. Another callout bubble points to the 'Not In DUT' entries with the text 'Value difference come from DUT boundary(input), and pass to DUT output, it maybe is effect of TB or another IP'.

DUTRCA Report: Show Tracing Path


Show tracing path in GUI



Show pair signals in waveform



Transaction Diff : High Level Flow



Report

```


TBDR_INFO: Initializing...
TBDR_INFO: Analyzing Signals ...
TBDR_INFO: Comparing the interface signals...
TBDR_INFO: Differences Found in VIP interfaces.
TBDR_INFO: Running trace diff....
TBDR_INFO: No signals read from trace diff report.
TBDR_INFO: Differences found during signal analysis.
TBDR_INFO: Compare UVM/OVM characteristics: Hierarchy, Connections, Object, Trace etc..
TBDR_INFO: No differences found in UVM/OVM characteristics
TBDR_INFO: Comparing UVM/OVM transaction data...
TBDR_INFO: Differences found in UVM/OVM agents
TBDR_INFO: Comparing VIP transaction data...
TBDR_INFO: Differences found in VIP data

TBDR_INFO: Analyzing.....
TBDR_INFO: Issue likely in testbench
TBDR_INFO: Following signals likely related to the issue
/test_top/chi_if/rn_if[0]/debug_modport/rx_rsp_obj_num[310]
TBDR_INFO: Components connected to the interface (test_top.chi_if/rn_if[0]) are uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].link_mon,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].tx_dat_flit_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].tx_req_flit_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].link,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].tx_rsp_flit_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].rn_snp_xact_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].prot_svc_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].link_svc_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].prot,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].prot_mon,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0].virt_seq,
uvm_test_top.env.amba5_system_env.chi_system[0].rn[0],
uvm_test_top.env.amba5_system_env.chi_system[0].rn_xact_seq.

TBDR_INFO: First Transaction difference found in Monitor component ($trans_root.uvm_test_top.env.chi_ic.env.rn[0].prot_mon_item_observed_port) is
req [180:210].
TBDR_INFO: Monitor is connected to ($trans_root.uvm_test_top.env.chi_protocol_layer_scoreboard.passive_rn_item_observed_response_export) component type (Scoreboard).
TBDR_INFO: The issue likely in Monitor Testbench component, however if the Scoreboard is passing the transaction back then issue likely in Scoreboard.
TBDR_INFO: First Transaction found in VIP transaction (test_top.chi_request_writes_req_full_closure_observed_transaction)
TBDR_INFO: Please run the /remote/vgvrnd2/prasadtc/vip_tbca_env/amba/verdiLog/tbAutoR2/reports/streamreports/run_verdi script to view the transaction differences inside Verdi.
  
```

Reference Testcase

Target Testcase



All the analysis details...


The screenshots show the Verdi tool interface. The top screenshot displays the 'Transaction view of reference FSDB' with a red arrow pointing to the 'data' attribute in the details pane. The middle screenshot shows the 'Transaction view of target FSDB' with a red arrow pointing to the 'data' attribute. The bottom screenshot shows the 'Report Details' with a red arrow pointing to the 'Transaction analysis summary' section, which lists the first post-transaction difference as a 'req [180:210]' on the 'Interface (abus_tb_top.vif)'.

Transaction view of reference FSDB

Transaction view of target FSDB

Report Details

Message Analysis: High Level Flow



Report

```

TBAR_INFO: Started analyzing debug message(s) from simulation log file {/remote/vgsource12/ikshvaku/TD.VERDI_REG/unit_VERDI/unittest/evProds/tbAutoRCA/testData/swayCases/TB_ERROR/out_230/examples/simv.log}
TBAR_INFO: Simulation log file contains ERRORS(14) debug messages.
TBAR_INFO: Analyzing the first ERROR log message.
TBAR_INFO: Analyzing the below log message.
{UVM_ERROR ubus example_master_seq lib.sv(206) @ 80: uvm_test_top.ubus_example_tb0.ubus0.masters[1].sequencer@loop_read_modify_write_seq.rmw_seq [read_modify_write_seq]
loop_read_modify_write_seq.rmw_seq Read Modify Write Read error!}
TBAR_INFO: Completed analyzing debug message(s) from simulation log file.
TBAR_INFO: Matching attribute/values are listed below.
TBAR_INFO: {addr:020a}, {data[0]:e9}
TBAR_INFO: Matching transactions after analyzing actual, next and previous messages are listed below
TBAR_INFO: Stream: {$trans_root/uvm_test_top/ubus_example_tb0/ubus0/masters[1]/driver/seq_item_port} Matching transactions: {2}
TBAR_INFO: Stream: {$trans_root/uvm_test_top/ubus_example_tb0/ubus0/masters[1]/sequencer} Matching transactions: {1}
TBAR_INFO: Total matching transactions {3}
TBAR_INFO: Matching virtual interface paths are listed below
TBAR_INFO: /ubus tb top/vif Signals: {sig_read,sig_write,sig_addr}
TBAR_INFO: Top ranked transaction details are listed below
TBAR_INFO: Transaction {get_next_item(req)[80-80]} Stream {$trans_root/uvm_test_top/ubus_example_tb0/ubus0/masters[1]/driver/seq_item_port} Component type {uvm driver} Port type {uvm_seq_item_pull_port}
TBAR_INFO: connected to {uvm_test_top.ubus_example_tb0.ubus0.masters[1].sequencer.seq_item_export} Component type {uvm sequencer} Port type {uvm_seq_item_pull_imp}
TBAR_INFO: Please run the {/slows/vgvip19/prasadtc/verdiLog/tbAutoRCA/reports//simvErrorAnalysisLog/run_verdi} script to view the simv log file analysis results in Verdi.
  
```

Larger set of transactions

The screenshot shows two windows from the Transaction and Signal Viewer. The top window displays a 'Hierarchy' table with columns for 'Name' and 'Count'. The bottom window shows a detailed view of a transaction with a 'Matched Objects' list and a 'Details' pane showing attributes like 'data', 'addr', 'seq', 'end', 'type', 'size', 'error', 'trans', 'master', 'slave', and 'wait'. A 'Simulation Log Message' pane at the bottom shows the corresponding log entry.

Smaller set of Related transactions

Interested transaction attributes

Matching transaction details


Simulation log message

Backward Tracing to X Root Cause

Can Work on RTL Level Design or Gate Level Design

XRCA will trace back from unknown observation point to root cause (or user specified stop point)


Unknown (X) observation point



Root Cause


XRCA Technology -- Value Tracing

XPRESS



X-pessimism Result	
(Debug Entry) tb.m1.out1#10	X-pessimism Constant: 1'b0
(Debug Entry) tb.m2.out2#10	X-pessimism Constant: 1'b0
(Debug Entry) tb.m3.out3#10	X-pessimism Constant: 1'b0
(Debug Entry) tb.m4.out4#10	X-pessimism Constant: 1'b1
(Debug Entry) tb.m5.out5#10	X-pessimism Constant: 1'b1
(Debug Entry) tb.m7.out7#10	X-pessimism Constant: 1'b0

TraceX



TraceX diagram illustrating data flow through memory (mem1), registers (IDR, ACC), and combinational logic (CWR, TDB, Ou1@649, Ou2@790). A red timeline at the bottom shows clock cycles from 600 to 800.


Support Low Power / Xprop

Hierarchy


- and2
- dut
- inv
- nand2
- tb
 - i_demo1
 - i_demo2
 - i_demo3
 - i_demo4
 - i_demo5
 - i_demo6
 - i_demo7
 - i_demo8
 - i_demo9
 - i_demo10
 - i_mux

```

80 initial begin
81   force clk = 0;
82   #4
83   release clk;
84 end
85
86 endmodule
87
88 module demoXprop(input clk, a, b, sel, output o);
89   reg o;
90   always_ff @(posedge clk) begin
91     if (sel)
92       o <= a;
93     else
94       o <= b;
95   end
96 endmodule
          
```



X value on Register / Detect Reset Problem





Timing diagram showing an unintended latch problem. The signal 'q' is shown with a red 'X' indicating an X value on the register output. The diagram includes components like CP_driverX2, CP_driver0, CP2, and stimulus_Q_buf6.


Debug Decision Tree

Debug Decision Tree (DDT)


A tool for capturing, sharing, and executing debug knowledge across platforms



Bug found!




Collected algorithms in heads
Found the data required to feed those algorithms



Verdi Verification Management System


Verification Management System

Manager and Dashboard




- Test planning, execution & debug, coverage merge and annotation
- Enables verification data-over-time to be mined for analytics

Runner




- Runs regressions
- Order tests to eliminate long tail
- VCS engine performance enhancement

Planner



- Multi-user test scheduling/planning
- Supports change history and restore
- API for automated report generation and updates

Coverage



- Continuously merges incoming coverage
- Integrated tagged VDB from ad hoc regression runs
- Can generate moving window merge VDB

Refreshed Verdi GUI and IDE

New Verdi GUI Highlights and Key Benefits

Modern design style for comfortable view

- 4 color themes and better color system
- Flat icon design
- Consistent fonts
- Provide Bright/ Dark/ Classic modes

Intuitive tools access


- Hamburger menu
- App launcher
- Maximized debug spacing with Auto 'hide'

Updated search and find

- Efficiently find targets with new search pane
- Unified search for string/signal/command
- Dedicated floating find bar in each window

Don't worry! - Menu commands remain in the same location

Classic Mode Color Theme



Current blue theme

Classic mode (default)


Natural mode

Bright mode

Dark Mode and Hamburger menu


Euclide - Design & Verification Entry + Real-Time Linting

IDE




- Euclide-based design environment
- Customizable look (ex dark mode)
- Supports design and testbench creation

Testbench Lint




- Checks on-the-fly
- Supports UVM and SystemVerilog
- Addresses potential sim compile issues

Smart Code Template



- A selection of pre-defined and user-extensible templates for UVM classes
- Once actual class name is given, the generated code adapts automatically


Design Lint



- Checks on-the-fly
- Errors and warnings noted on relevant code
- Rules and severities are easily configurable

VC Replay

Applications Using Efficient Replay Engines



Waveform Replay Concept

LHS : Design Signals

RHS : FSDB Signals

TOP.u_dut.u_inst1.cen_reg1.n0	=>	Testbench.system.top.u_dut.u_inst1.cen[1]
TOP.u_dut.u_inst1.cen_reg2.n0	=>	Testbench.system.top.u_dut.u_inst1.cen[2]
TOP.u_dut.u_inst1.cen_reg3.n0	=>	Testbench.system.top.u_dut.u_inst1.cen[3]
TOP.u_dut.u_inst1.cen_reg4.n0	=>	Testbench.system.top.u_dut.u_inst1.cen[4]
TOP.u_dut.u_inst1.cen_reg5.n0	=>	Testbench.system.top.u_dut.u_inst1.cen[5]

Mapping File

Design

FSDB

(w/ or w/o testbench)

For interesting scope only

Scope
Begin Time
End Time
...

Waveform Replay Engine

0

VC Replay Sim

Configuration

Begin time


End time

Skip simulating from time zero

VC Replay App - Use Cases and Benefits


Enables reusing waveforms to avoid continually re-creating and re-running stimulus

Enable Efficient Debug of Encrypted IP




- Deliver reusable FSDB to IP vendor instead of full SOC-level customer environment
- Encrypted IP vendor can quickly and easily debug issues

Accelerate Assertion (SVA/AIP) Validation Flows




- Incorporate AIP into existing simulation FSDBs
- Decouples AIP development from simulation development
- Enables rapid AIP validation flows

Netlist Verification From RTL



- Run waveform replay at gate-level for functional verification
- Given the RTL SoC simulation, run many GLS IPs in parallel

Passive TB/Checker Debug



- Replace DUT with a Stub
- Run Replay simulation on the TB by driving the interface
- Quick TAT on testing the TB checker

Demo Videos

DDT Demo

SYNOPSYS®

AI in DDT

2023

XRCA Demo

Summary

Summary

- Manual regression debug is tedious, but you can automate it with AI and advanced RCA technologies to debug any failing simulations in **Next-Gen Verdi**.
- Regression binning classifies many failed tests into a few bins of with similar errors.
- Bug prediction reduces the time spent locating reference snapshots for debug engines.
- RCA helps in debugging the DUT and TB issues faster
- Debug Decision Tree allows the user to train as set of conditions that can then be checked in new debug cycles.
- Use the VMS to create a verification plan, then have it manage your simulation env, and gather all the coverage data for analysis in that plan.
- Create correct code by construction by using Euclide in Verdi's redesigned GUI which will allow for quicker and more accurate code generation for your testbenches and design.
- VC Replay Apps, to expediate the debug process in different scenarios

Q&A

Thank You

For more information visit www.synopsys.com/debug