


VERIFICATION GOALS

- A UVM testbench for an **AMS DUT**.
- Run 8 benchtop-style **directed tests** to verify that voltage is regulated.
- Randomize** a sequence of such tests to reach unanticipated corner cases.

CODING TACTICS

- Factory drivers/monitors to **isolate** UVM classes from testing details.
- UVM **events** for testbench timing.
- Use **randsequence** to generate test sequence, with no random instability.



Global Event E[3]

```

APPLY_LOAD_REGLN_tf():
  <Apply new stimulus.>
  //Allow DUT to settle:
  #tSETTLE;
  //Trigger pool event:
  E[3].trigger();
  
```

Fixture with Hopper

```

always @(
  <Detect LOAD_REGLN type.>
) begin:LOAD_BLK
  //Wait for E[3]:
  H.E[3].wait_trigger();
  <Activate measurement.>
end: LOAD_BLK
  
```

Interface Bus (Hierarchical)

```

CHECK_LOAD_REGLN_tf():
  //Await pool event:
  E[3].wait_trigger();
  //Sample measured VOUT:
  VOUT = VMIF.A.VOUT;
  
```

Drive Test Type: LOAD_REGLN

Drive Input: CLK

Trigger Event: E[3]

Voltage Regulator Test Types

Code	Test Type	Analog Quantity Measured
4'h0	IDLE_SUITE	Default enumerated test type.
4'h1	LINE_REGLN	ΔV_{OUT} , as V_{DD18} varies from min to max over input range.
4'h2	LOAD_REGLN	ΔV_{OUT} , as I_{LOAD} varies from max to min over load range.
4'h3	PSRR_RATIO	Rejection of 10-kHz input hum.
4'h4	IDDO_LEVEL	Quiescent I_{DDQ} under low load.
4'h5	LINE_TRANS	V_{OUT} overshoot, undershoot.
4'h6	LOAD_TRANS	V_{OUT} undershoot, overshoot.
4'h7	TRIM_LEVEL	Trimmed V_{OUT} levels [$n = 1-16$].
4'h8	CTRL_MODES	V_{OUT} for ENA, RET, BYP modes.
4'h9	RAND_TRANS	Run LINE_TRANS, LOAD_TRANS tests in a random sequence.

```

function new(...); //RAND_TRANS constructor.
//Generate random ORDER of test types:
for (int I = 1; I <= TRIALS; I++)
begin:RS_LOOP
  randsequence(TRANSIENT)
  TRANSIENT: RS_LINE_TRANS := 7
              | RS_LOAD_TRANS := 3;
  RS_LINE_TRANS: {ORDER[I] = LINE_TRANS;};
  RS_LOAD_TRANS: {ORDER[I] = LOAD_TRANS;};
endsequence
end: RS_LOOP
endfunction: new
  
```

Generate Test Sequence with Random Stability

Simulated LINE_TRANS Overshoot

Scorecard (SCD) for RAND_TRANS Test Suite:

1:	LINE_TRANS:	15.67839 mV	PASS
2:	LINE_TRANS:	278.73296 mV	FAIL
3:	LOAD_TRANS:	25.41294 mV	PASS
4:	LOAD_TRANS:	57.61085 mV	PASS
5:	LINE_TRANS:	79.06746 mV	PASS
6:	LOAD_TRANS:	46.00126 mV	PASS
7:	LINE_TRANS:	164.67493 mV	FAIL
8:	LINE_TRANS:	335.82871 mV	FAIL
9:	LOAD_TRANS:	19.11920 mV	PASS
10:	LINE_TRANS:	105.49742 mV	FAIL

RAND_TRANS Test Failures: 4
RAND_TRANS Test TRIALS: 10