

SYSTEMS INITIATIVE

# **Enabling True System-Level, Mixed-Signal Emulation**

Nimay Shah<sup>1</sup>, Paul Wright<sup>1</sup>, Pranav Dhayagude<sup>1</sup>, Raj Mitra<sup>2</sup>, Adam Sherer<sup>2</sup>

<sup>1</sup>Analog Devices, Inc. <sup>2</sup>Cadence Design Systems, Inc.



# UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

## INTRODUCTION

- Modern day SoCs = Complex Software stack + Intricate Hardware
- Pre-Silicon HW+SW co-design and co-verification is a must
- Pure simulation runtimes are prohibitive for HW+SW co-verification
- Emulation commonly deployed to address this problem
- Emulation of highly mixed-signal silicon systems is challenging
- Analog/Mixed-Signal modeled as Real Number Models (RNMs)

Complex Mixed-Signal SoC			
Software (SW)			
	Application Layer		
	Middleware	Libraries	

Hardware (HW)

# **Device Drivers Operating Environment / Operating System** /Softwa

### **TECHNICAL CHALLENGES & OBJECTIVES**

- Enable Digital Mixed-Signal (DMS) Emulation via synthesizable RNMs
- Seamlessly retarget RNMs built for simulation to emulation platform
- Enhance compiler to support:
  - Real datatypes, User-Defined Nettypes (UDNs)
  - # delays (procedural and continuous assignment)
  - Datatype coercion

- Commonly black-boxed or recoded for Emulation [1], [2], [3]
- Black-boxing imposes severe limitations on what can be verified
- Recoding or adopting domain specific languages means extra effort

#### How can True Mixed-Signal Emulation be enabled?



Figure 1. Typical Modern SoC – SW Stack + Highly Mixed-Signal HW

- Complex floating-point operations
- Provide coding guidelines to overcome emulation limitations
- Minimize emulation area overhead and throughput impact
- Prove approach on real-life, complex mixed-signal SoC

#### **Emulation Ecosystem Innovation for DMS Synthesis**

### **RESULTS – CHARGE PUMP PLL (CP-PLL)**

- Vehicle to test enhanced compiler and DMS support
- Filter implemented as complex H(s) transfer function with poles and zeros via bilinear transform
- Feedback modeling, # delays in PFD block
- *wrealsum* UDN for charge pump current modeling
- Datatype coercion supported, enabling netlist reuse
- Convert dynamic objects to static coefficient arrays

- schematic behav

```
module filter
output wrealsum out
input wrealsum in
```

wrealsum i0 (

- .b\_sv('{0, 22.22, 146.08e-6, 193.6e-12}), .source type( ain"), .AP(2), .BP(4)) F(i0 0), .PIN(in), n\_vref #( .voltage("0"), .conn(0)) i0 ( .0(i0\_0))
- Figure 2. Code snippet from the PLL showing the loop filter (filter) SV-RNM module pll ( wire vss,

bit ckin wire logic ckdiv wire logic ckout

.ckin(ckin) ckdiv(ckdiv).

## **RESULTS – 4T4R ORAN TRANSCEIVER**

- 4T4R transceiver with application class ARM cores
- Current emulation approach Black-box all AMS, Simulation Acceleration mode with AVIPs [4]
- White-box bias generator block (hierarchical)
- RNMs from ADI library, Extracted LUT, Hand-coded SV
- Validated model on all platforms vs. transistor circuit
- Integrated model into system-level emulation env
- Figure 5. Transceiver bias generator, Simulation vs. Emulation

- Required additional compiler arguments and options
- PLL locks successfully in emulation
- VCO Control Voltage, V<sub>c</sub>, plotted in fig 4.

#### **Error < 0.04% vs. simulation**



- Self-trim initiated via register write by ARM core
- Results align between simulation and emulation
- 33% throughput impact within tolerance

#### **320x speedup vs. simulation!**

## CONCLUSIONS

- Innovations in compiler, emulation hardware, coding guidelines enable true DMS synthesis
- Synthesize RNMs to floating-point fidelity with DMS features without recoding
- CP-PLL effectively pipe-cleaned new solution, demonstrates synthesized RNM fidelity
- Transceiver SoC tested out new approach in production on real-life SoC
- 320x speed-up on bias generator use-case with throughput impact well within tolerance
- Enhanced ADI behavioral modeling library targeted at both simulation and emulation
- Limitations: CM insertion, dynamic objects, Verilog gate primitives

# **FUTURE WORK**

- Continue to enhance ADI behavioral modeling library
- Extend compiler support and automation for more RNM constructs and DMS techniques
- Apply DMS emulation on more complex use-cases
- Enhance solutions to minimize throughput impact

#### **REFERENCES**

[1] F. A. Nothaft et. al., "Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models," in 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, 2014.

[2] S. Herbst, G. Rutsch, W. Ecker and M. Horowitz, "An Open-Source Framework for FPGA Emulation of Analog/Mixed-Signal Integrated Circuit Designs," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, July 2022.

• No new methodologies or tools - all fits within current, well-established solutions

Synthesize RNMs Directly, no Black-Boxing or Recoding required!

Successfully Emulate Complex, Mixed-Signal HW+SW Systems!

**Comprehensive Pre-Silicon HW Verification and SW Validation!** 

[3] R. Kolker, G. Best and P. Len Orlando III, "Mixed-Signal Emulation Digital Twin for Defense Applications," in CadenceLive, Burlington, MA, USA, Sept. 2022.

[4] "Accelerated VIP," Cadence Design Systems, Inc., [Online]. Available: https://www.cadence.com/en\_US/home/tools/system-design-and-verification/verification-ip/acceleratedvip.html.

Contact: nimay.shah@analog.com, asherer@cadence.com

The authors would like to acknowledge the contributions of various people on teams at Analog Devices, Inc. and Cadence Design Systems, Inc. that made this possible.





© Accellera Systems Initiative