

#### UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

#### New Innovative Way to Verify Package Connectivity

Mike Walsh (mike.walsh@siemens.com) – Siemens EDA Cary, NC Jin Hou (hou.jin@siemens.com) – Siemens EDA Fremont, CA

SIEMENS

SYSTEMS INITIATIVE

Integration of multiple ICs (chiplets) on a single substrate is critical for high performance computing. Due to the large number of connections involved connecting the various ICs, it is hard to verify the correctness of the connections.







#### Historical vs Modern Package Design



Get         Refresh           Data         Queries           Get & Transform Data         Queries           Get & Transform Data         Queries           Data         Queries           Data         Queries           Get & Transform Data         Queries           Get & Transform Data         Queries           Data         A           3826         VDD_SOC           3827         VSS           3828         SX_RESX_DATA_KWI[10]           3829         VD_SOC           3830         VD_SOC           3831         SX_RESX_DATA_JWI[17]           3832         SX_RESX_DATA_JWI[17]           3833         L2_CPU_TBW_LS_PA[38]           3834         SX_RESX_DATA_JWI[24]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_SCCB_REQ_INFO[7]           3838         L2_CPU_SCCB_REQ_INFO[7]           3838         DS_SRCA_TAG_0P1[0]           3839         DS_SRCA_TAG_0P1[0]           3841         L2_CPU_SCCB_REQ_INFO[7]           3842         SX_RESX_DATA_WI[12]           3844         L2_CPU_SCCB_REQ_INFO[7]           3844         L2_CPU_SCCB_REQ_INFO[7] <t< th=""><th>B         B           A1-3825         A1-3825           A1-3827         A1-3827           A1-3827         A1-3827           A1-3827         A1-3827           A1-3828         A1-3827           A1-3829         A1-3829</th><th>Stock</th></t<>	B         B           A1-3825         A1-3825           A1-3827         A1-3827           A1-3827         A1-3827           A1-3827         A1-3827           A1-3828         A1-3827           A1-3829         A1-3829	Stock
D3840         Image: Control Data         Querie:           D3840         Image: Control Data         Querie:           D3825         VSS         A           3825         VSS         S3826           3826         VDD_SOC         S3827           3827         VSS         S3826           3826         VDD_SOC         S3827           3828         SX_RESX_DATA_KW1[10]         S3826           3829         VL_SMS_CA72CPU_MBIST_           3830         VD_SOC         S3831           SX_RESX_DATA_KW1[14]         S3832           SX_RESX_DATA_WV1[24]         S3834           SX_CPU_TBW_LS_PA[38]         S3836           SS_SRCD_TAG_0P1[0]         S3836           SS_SRCA_TAG_0P1[0]         S3836           SS_SRCA_TAG_0P1[0]         S3843           SS_SRCA_TAG_0P1[0]         S3844           SS_SRCA_TAG_0P1[0]         S3844           SS_SRCA_TAG_0P1[0]         S3844           SS_SRCA_TAG_0P1[0]         S3844           SS_SRCA_TAG_0P1[0]         S3844           SS_SRCA_TAG_0P1[0]         S3844           SS_COPL_SCE_REQ_INFO[7]         S3844           SS_COPL_SCE_REQ_INCO         S3844           SS_COPL_SC	& Connections	
D3840         I           A           A           A           A           A           B825           VSS           B826           VDD_SOC           3827           S828           SX_RESX_DATA_KW1[10]           3829           S829           SX_RESX_DATA_KW1[14]           3830           SX_RESX_DATA_WV1[17]           3831           SX_RESX_DATA_WV1[14]           3832           SX_RESX_DATA_WV1[14]           3833           SZ_CPU_TBW_LS_PA[38]           3834           SX_RESX_DATA_WV1[24]           3835           SZ_CPU_TBW_LS_PA[38]           3837           SS_SRCD_TAG_0P1[0]           3838           SS_RCA_TAG_0P1[0]           3839           SS_RCA_TAG_0P1[0]           3841           SZ_CPU_LS_CCB_REQ_INFO           3842           SZ_CPU_LS_CCB_REQ_INFO           3844           SZ_CPU_LS_CCB_REQ_INFO           3844           SZ_CPU_LS_CCB_REQ_INC_M1[19]           3844         SZ_CPU_LS_CCB_REQ_IND_CO </td <td>f= 8 A1-3825 A1-3826 A1-3826 A1-3827 A1-3828 ROUP_2_PROC A1-3829 A1-3830 A1-3830</td> <td></td>	f= 8 A1-3825 A1-3826 A1-3826 A1-3827 A1-3828 ROUP_2_PROC A1-3829 A1-3830 A1-3830	
A 3825 VSS 3826 VDD_SOC 3827 VSS 3828 SX_RESX_DATA_KW1[10] 3829 VL_SMS_CA72CPU_MBIST_ 3830 VDD_SOC 3831 SX_RESX_DATA_KW1[14] 3832 SX_RESX_DATA_KW1[14] 3833 L2_CPU_TBW_LS_PA[35] 3833 L2_CPU_TBW_LS_PA[38] 3837 DS_SRCD_TAG_0P1[0] 3836 L2_CPU_TBW_LS_PA[38] 3837 DS_SRCD_TAG_0P1[0] 3848 L2_CPU_TBW_LS_PA[38] 3837 DS_SRCA_TAG_0P1[0] 3840 DS_SRCA_TAG_0P1[0] 3844 DS_SRCA_TAG_0P1[0] 3844 L2_TLB_S_IDLE_ACK 3844 L2_CPU_LS_CCB_REQ_INFO 3844 L2_CPU_S_CCB_RCA_INFO 3844 L2_CPU_S_CCB_RCA_ID_2 3845 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3846 L2_CPU_S_CCB_RCA_ID_2 3847 DT_DBG_WR_DATA_[19] 3848 L2_CPU_S_CCB_RCA_ID_2 3849 DS_S_LOP_VLD_DP2 3840 DS_S_LOP_V	8 A1-3825 A1-3826 A1-3826 A1-3827 A1-3828 ROUP_2_PROC A1-3829 A1-3830	
3825         VSS           3826         VDD_SOC           3827         VSS           3828         SX_RESX_DATA_KW1[10]           3829         VL_SMS_CA72CPU_MBIST_I           3830         VDD_SOC           3831         SX_RESX_DATA_KW1[14]           3832         SX_RESX_DATA_JW1[17]           3833         SX_RESX_DATA_JW1[17]           3833         L2_CPU_TBW_LS_PA[38]           3834         SX_RESX_DATA_WV1[24]           3835         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCA_TAG_0P1[0]           3838         L2_CPU_TAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3843         L2_CPU_S_CCB_REQ_INFO[7]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3844         L2_CPU_S_CCB_REQ_INFO[7]           3844         L2_CPU_D_DATA_R2[25]           3844         L2_CPU_D_DATA_R2[25]           3845         L2_CPU_LS_CCB_REQ_ID_C           3846<	A1-3825 A1-3826 A1-3827 A1-3828 ROUP_2_PROC A1-3829 A1-3830 A1-3830	
3826         VDD_SOC           3827         VSS           3828         SX_RESX_DATA_KW1[10]           3829         VL_SMS_CA72CPU_MBIST           3820         SX_RESX_DATA_KW1[14]           3823         SX_RESX_DATA_KW1[14]           3823         SX_RESX_DATA_WV1[17]           3831         SX_RESX_DATA_WV1[17]           3832         SX_RESX_DATA_WV1[17]           3833         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TAG_0P1[0]           3836         L2_CPU_TAG_0P1[0]           3836         L2_CPU_TAG_0P1[0]           3837         DS_SRCA_TAG_0P1[0]           3841         L2_CPU_SCB_REQ_INFO[7]           3842         SX_RESX_DATA_KW1[19]           3841         L2_CPU_SCB_REQ_INFO[7]           3842         L2_CPU_SCB_REQ_INFO[7]           3843         L2_CPU_SCB_REQ_INFO[7]           3844         DX_DAG_KTN_CNT[19]           3845         L2_CPU_SCB_REQ_INFO[7]           3846         L2_CPU_SCB_REQ_INCOT[3]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_SCB_REQ_ID_CCB_REQ_ID_CCB           3849         L2_OSU_DDATA_R2[25]           38440         L2_CPU_SCB_REQ_ID_CD_CB_SCB_REQ_ID_CD_SC <td>A1-3826 A1-3827 A1-3828 ROUP_2_PROC_A1-3829 A1-3830 A1-3830 A1-3830 A1-3830</td> <td></td>	A1-3826 A1-3827 A1-3828 ROUP_2_PROC_A1-3829 A1-3830 A1-3830 A1-3830 A1-3830	
3827         VSS           3828         SX_RESX_DATA_KWI[10]           3829         VL_SMS_CA72CPU_MBIST_           3829         VL_SMS_CA72CPU_MBIST_           3830         VDD_SOC           3831         SX_RESX_DATA_KWI[14]           3832         SX_RESX_DATA_JWI[17]           3831         SX_RESX_DATA_JWI[17]           3832         S2_CPU_TBW_LS_PA[38]           3834         SX_RESX_DATA_JWI[24]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_0P1[0]           3841         L2_TLB_LS_IDLE_ACK           3842         SZ_RESX_DATA_KWI[19]           3843         L2_CPU_LS_CCB_REQ_INFO           38442         SZ_RESX_DATA_WI[12]           38442         SZ_RESX_DATA_WI[12]           38442         SZ_RESX_DATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_CC           3849         DS_LOD_DYLD_DP2	A1-3827 A1-3828 ROUP_2_PROC_A1-3829 A1-3830 A1-3830	
3828         SX, RESX_DATA_KW1[10]           3829         VL_SMS_CA72CPU_MBIST_           3830         VDD_SOC           3831         SX, RESX_DATA_KW1[14]           3833         SX, RESX_DATA_W1[17]           3833         SX, RESX_DATA_W1[17]           3833         L2_CPU_TBW_LS_PA[35]           3834         SX, RESX_DATA_JW1[24]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INF0[7]           3839         DS_SRCA_TAG_1P1[5]           3841         L2_TLB_LS_IDLE_ACK           3842         SX, RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_RV1[12]           3845         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3847         DT_DS_CWR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_DD_C           3849         DS_LS_UOP_VLD_DP2	A1-3828 ROUP_2_PROC_A1-3829 A1-3830	
3829         VL_SMS_CA72CPU_MBIST_           3830         VDD_SOC           3831         SX_RESX_DATA_IW1[14]           3832         SX_RESX_DATA_JW1[17]           3833         L2_CPU_TBW_LS_PA[35]           3834         SX_RESX_DATA_JW1[24]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCA_TAG_0P1[0]           3848         L2_CPU_LS_CCB_REQ_INFO[7]           3849         DS_SRCA_TAG_0P1[0]           3841         L2_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO[7]           3844         MX_RESX_DATA_KW1[19]           3845         L2_CPU_LS_CCB_REQ_INFO[7]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_DP2           3849         L2_OB_UD_DATA_DDATA[19]	ROUP_2_PROC A1-3829 A1-3830	
8830         VDD_SOC           8831         SX_RESX_DATA_KWI[14]           8832         SX_RESX_DATA_IWI[17]           8833         L2_CPU_TBW_LS_PA[35]           3834         SX_RESX_DATA_IWI[12]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCA_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_1P1[5]           3841         L2_CPU_LS_CDE_RCQ_INFO[7]           3842         SX_RESX_DATA_KWI[19]           3843         L2_CPU_S_CCE_RCQ_INFO[7]           3844         L2_CPU_S_CCE_RCQ_INFO[7]           3845         L2_CPU_S_CCE_RCQ_INFO[7]           3844         L2_CPU_S_CCE_RCQ_INFO[7]           3845         L2_CPU_S_CCE_RCQ_INFO[7]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCE_REQ_ID_C           3849         DS_LS_UOP_VLD_0P2           3849         L2_ODU_DATA_PD2	A1-3830	
383         SX, RESX, DATA_KW1[14]           382         SX, RESX, DATA_WV1[17]           383         L2, CPU_TBW_LS_PA[35]           3834         SX, RESX, DATA_WV1[24]           3835         L2, CPU_TBW_LS_PA[38]           3836         L2, CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2, CPU_BAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3841         L2, CPU_LS_CDE_RCQ_INFO           3842         SX, RESX, DATA_KW1[19]           3841         L2, CPU_LS_CCB_REQ_INFO           3842         L2, CPU_LS_CCB_RCQ_INFO           3844         L2, CPU_LS_CCB_REQ_INFO           3845         L2, CPU_LS_CCB_REQ_INFO           3846         L2, CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2, CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_DP2	A1 2021	
3832         SX, RESX_DATA_JW1[17]           3833         L2_CPU_TBW_LS_PA[35]           3834         SX, RESX_DATA_JW1[24]           3835         L2_CPU_TBW_LS_PA[35]           3834         SX, CRESX_DATA_JW1[24]           3835         L2_CPU_TBW_LS_PA[38]           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_0P1[0]           3841         L2_TLB_LS_IDLE_ACK           3841         L2_CPU_LS_CCB_REQ_INFO           3841         L2_CPU_LS_CCB_REQ_INFO           3841         L2_CPU_LS_CCB_REQ_INFO           3841         L2_CPU_LS_CCB_REQ_INFO           3841         L2_CPU_LS_CCB_REQ_INFO           3841         L2_CPU_DATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3846         L2_CPU_LS_CCB_REQ_ID_C           3846         L2_CPU_LS_CCB_REQ_ID_C           3849         L2_CPU_LS_CCB_REQ_ID_C           3849         L3_CUPU_LS_ODB_PD	A1-3831	
3833         L2_CPU_TBW_LS_PA[35]           3834         SX_RESX_DATA_JW1[24]           3835         L2_CPU_LS_CCB_REQ_INFO           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_1P1[5]           3841         L2_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         SX_RESX_DATA_KW1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_0P2	A1-3832	
3834         SX_RESX_DATA_WU1[24]           3835         L2_CPU_LS_CCB_REQ_INFO           3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_OP1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_OP1[0]           3840         DS_SRCA_TAG_OP1[0]           3841         L2_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_KW1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_DD_CD           3849         DS_LS_UOP_VLD_DP2	A1-3833	
3835         12_CPU_LS_CCB_REQ_INFO           3836         12_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         12_TLB_PAR_INFO[7]           3838         12_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_0P1[0]           3841         12_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         12_CPU_LS_CCB_REQ_INFO           3844         LX_TLB_DBG_RTN_CNT[0]           3845         L2_CPU_DDATA_R2[25]           3846         L2_CPU_LS_CCB_REQ_ID_C           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_DD_C           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_DD_C	A1-3834	
3836         L2_CPU_TBW_LS_PA[38]           3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_0P1[0]           3841         L2_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3844         L2_CPU_LS_CCB_REQ_INFO           3844         L2_CPU_LS_CCB_REQ_INFO           3844         L2_CPU_DSTAT_W1[2]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         L5_LS_UOP_VLD_0P2           3849         L5_LS_UOP_DATA_R2[25]	C4[3] A1-3835	
3837         DS_SRCD_TAG_0P1[0]           3838         L2_TLB_PAR_INFO[7]           3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_0P1[0]           3841         L2_TLB_IS_IDLE_ACK           3841         L2_TLB_IS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         L2_TLB_DBG_RTN_CNT[0]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         L2_CPU_LS_CCB_REQ_D_DC           3849         L2_CPU_LS_CCB_REQ_D_DC           3849         L2_CPU_LS_CCB_REQ_D_DC	A1-3836	
8838         L2_TLB_PAR_INFO[7]           8839         L2_TLB_CAR_INFO[7]           8839         DS_SRCA_TAG_0P1[0]           8840         DS_SRCA_TAG_1P1[5]           8841         L2_TLB_LS_IDLE_ACK           8842         SX_RESX_DATA_KW1[19]           8843         L2_CPU_LS_CCB_REQ_INFO           8844         L2_TLB_DBG_RTN_CNT[0]           8845         L2_TLD_DDGTA_R2[25]           8846         L2_CPU_LS_CCB_REQ_ID_C           8846         L2_CPU_LS_CCB_REQ_ID_C           8846         L2_CPU_LS_CCB_REQ_ID_C           8846         L2_CPU_LS_CCB_REQ_ID_C           8846         L2_CPU_LS_CCB_REQ_ID_C           8846         L2_CPU_LS_CCB_REQ_ID_C	A1-3837	
3839         DS_SRCA_TAG_0P1[0]           3840         DS_SRCA_TAG_1P1[5]           3841         L2_TLB_LS_IDLE_ACK           3842         SX, RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_W1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_S_LOP_VLD_0P2	A1-3838	
3840         DS_SRCA_TAG_1P1[5]           3841         L2_TLB_LS_IDL_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_W1[12]           3845         L2_CPU_LS_CCB_REQ_INFO           3846         L2_CPU_LS_CCB_REQ_INFO           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DL_ODS_UP_DDP2	A1-3839	
3841         L2_TLB_LS_IDLE_ACK           3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_W1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3846         L2_CPU_LS_CCB_REQ_ID_C           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         L2_CPU_LS_CCB_REQ_ID_C	A1-3840	
3842         SX_RESX_DATA_KW1[19]           3843         L2_CPU_LS_CCB_REQ_INFO           3844         MX_RESX_DATA_W1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_OP2           3840         DS_LS_UOP_VLD_OP2	A1-3841	
3843 12_CPU_LS_CCB_REQ_INFO 3844 MX_RESX_DATA_W1[12] 3845 12_TLB_DBG_RTN_CNT[0] 3846 12_CPU_DDATA_R2[25] 3847 0T_DBG_WR_DATA[19] 3848 12_CPU_LS_CCB_REQ_ID_C 3849 0S_LS_UOP_VLD_0P2 3849 0S_LS_UOP_VLD_0P2	A1-3842	
3844         MX_RESX_DATA_W1[12]           3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_OP2           3849         DS_LS_UOP_VLD_DP2	C4[19] A1-3843	
3845         L2_TLB_DBG_RTN_CNT[0]           3846         L2_CPU_DDATA_R2[25]           3847         DT_DBG_WR_DATA[19]           3848         L2_CPU_LS_CCB_REQ_ID_C           3849         DS_LS_UOP_VLD_0P2           3849         DS_LS_UOP_VLD_1P2	A1-3844	
3846 L2_CPU_DDATA_R2[25] 3847 DT_DBG_WR_DATA[19] 3848 L2_CPU_LS_CCB_REQ_ID_C 3849 DS_LS_UOP_VLD_0P2	A1-3845	
3847 DT_DBG_WR_DATA[19] 3848 L2_CPU_LS_CCB_REQ_ID_C 3849 DS_LS_UOP_VLD_0P2	A1-3846	
3848 L2_CPU_LS_CCB_REQ_ID_C 3849 DS_LS_UOP_VLD_0P2	A1-3847	
3849 DS_LS_UOP_VLD_0P2	[1] A1-3848	
2050 DC LC LIOD VID 102	A1-3849	
5650 DS_LS_00P_VLD_1P2	A1-3850	
3956 SX_RESX_DATA_JW1[0]	A1-2956	
3957 SX_RESX_TAG_VLD_EARLY_	A1-3950	
3959 MX_RESX_DATA_W1[54]	W0 A1-3957	

- Traditional Package Netlist
- Captured in Excel
- Simple table of net names and pin assignments
- Created by package designer using input from silicon team
- Low risk for single die and low pin count package designs
- Netlist verification performed manually or through simple text compare scripts

#### Package Complexity has exploded

- Multi-die designs are common
- Device pin counts approaching 1m and trending higher
- 200k+ net connections
- Created from disparate data sources (GDS, LEF/DEF, CSV)
- Netlist verification is a challenge
  - does netlist match intent?



- 47 die, 5 process nodes
- >100B transistors
- 77.5mm x 62.5mm
- 51,708 nets
- 214,657 connections
- 25 layers
- 250K device pins
- 606K vias





Modern substrate design has become a system integration task:

- Heterogeneous integration introduces new challenges for the substrate design engineer
- Source data is being aggregated from a myriad of data formats:
  - Ball map CSV files
  - OASIS, GDS, and LEF/DEF from P&R tools
  - Verilog RTL
  - Spreadsheet Data
  - Plain text files
  - 3Dblox







#### Legacy connectivity methods no longer viable

- HBM<sup>‡</sup> is driving explosion of connectivity for AI and HPC applications
- Using Excel for netlist management is no longer practical
- Verilog RTL is becoming more prevalent due to chiplet designs
  - Far more efficient to connect die to die interfaces
  - Use of bus notation greatly decreases chance of error (d[63:0] vs d63, d62, ...., d1, d0)
  - Ability to re-use RTL work done by ASIC design and verification teams
- Specialized tools such as Siemens Xpedition Substrate Integrator (XSI) address the challenges of managing large scale connectivity problems

<sup>‡</sup>HBM: https://en.wikipedia.org/wiki/High\_Bandwidth\_Memory





#### Import Verilog Connectivity into XSI







# Challenges of Functional Verification

- Functional models for each die
- Models or provisions for discrete components
- Testbench to exercise the functionality and verify correctness
- Expertise to develop and run simulation(s)
- While it is technically possible to perform functional verification of a complex substate assembly, it is often impractical to do so for a number of reasons.







#### Layout vs Schematic



- What about LVS? Can't LVS verify our system? Yes and No
- LVS at the system assembly level is gaining popularity thanks to tools such as Siemens Calibre 3DSTACK
- LVS can only tell us if the physical implementation of the design matches the source netlist
- LVS can identify shorts and opens and other similar physical issues but it cannot tell us if the design is actually "correct"





## Automatic Formal-based Approach

- Benefits of formal connectivity solution for package designs:
  - Easy setup
    - No lengthy simulation testbenches
  - Detect connection errors
    - Specified connections don't exist.
    - Unintended connections, e.g. short circuits.
  - Ensure correctness of connections
    - Exhaustive analysis and proof capability
  - Complex systems with millions of connections
  - Early detection
  - Compliance
    - Siemens Check Connect is ISO 26262 certified





## Two Flows of Verifying Package Connectivity

Using existing connection spec in
 Using reference model to extract spec CSV







## The Detail Flow of the Examples

- Package design used tool XSI, and XSI generated Verilog netlist.
- Connectivity Explorer generated connection spec in CSV file.
- Check Connect verified the connections of XSI output against the spec.







#### The Script to Verify Package Connectivity

• Makefile:

```
#### Compile designs
 Compile vl:
       vlog -sv -f flist golden.txt -work lib golden
       vlog -sv -f flist package.txt -work lib package
#### Generate Connectivity Spec
 Generate conn csv:
        qconnect check -explore -od log csv \setminus
        -infile config.txt \
        -dut F1760 Crete -work ./lib_golden
#### Run Formal Analysis
 Check connect:
       qverify -od log cc -do "\
        connectcheck compile -d F1760 Crete -work lib package; \
        connectcheck load csv log csv/qconnect explore F1760 Crete.csv; \
        connectcheck verify "
```





#### Understand Formal Verification

- Black box function logic of blocks help formal performance
- If formal finds a violation, it provides waveforms to show the violation
- If formal proves a connection, no stimulus can violate it.
- When all spec items are proven, the package design has all expected connections.
- What if the connectivity specification misses some connections?
  - Check Connect can detect them.





## The Results of Two Testcases

• The results of two designs:

	Time for extracting connection spec	The number of connections	Verification results	Time for verifying the package design
Design 1	15 seconds	21367	All proven	30 seconds
Design 2	35 seconds	43440	All proven	56 seconds





## Missing Connections Found

- The tool found two missing connections.
  - The designer has purposely left two thermal sensor pins unconnected
  - The designer was impressed they were identified.







#### Conclusion

- Verifying package connectivity is challenging.
- Automatic formal-based approach is the solution.
- The setup for running formal tool is simple and reusable.
- Formal can verify large number of connections for big package designs.
- Using formal method right after package planning can improve the quality of physical implementation dramatically and shorten the time to market.





# Questions?





#### DESIGN AND VERIFICATION CONFERENCE AND EXHIBITION

#### UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

Thank you!

systems initiative