

## UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

# Large Language Model for Verification: A Review and Its Application in Data Augmentation

Dan Yu, Eman El Mandouh, Waseem Raslan, Harry Foster, Tom Fitzpatrick - Siemens Industry Software Inc.





# Motivation

Newest development of ML in the last 2 years Small application area w/ scarcity of research results Transfer pretrained knowledge to EDA verification Augment data for EDA ML works Paradigms to apply LLM to improve quality for production

a



## LLM Applications in Verification

- Assertion generation
- Coverage closure
- Formal verification
- Debugging
- Test stimulus generation
- Functional safety and security
- Code generation & completion

## **Review: Assertion Generation**

Oracle (Devloper) Inputs Intermediate Representations NL Circuit Properties LLM SVA (GPT4, BLOOM etc.) Circuit1 NL Sub-Trans Circuit Meta Circuit2 Model Checker

Sun, Chuyue, et al.. "Towards Improving Verification Productivity with Circuit-Aware Translation of Natural Language to SystemVerilog Assertions." *First International Workshop on Deep Learning-aided Verification*. 2023.



### only 9.29% of the generated assertions are correct

Kande, Rahul, et al. "LLM-assisted Generation of Hardware Assertions." *arXiv preprint arXiv:2306.14027* (2023).



## Review: Coverage Closure

Focal Method $\{m\}$
<pre>public String foo(int x){     if(x == 0){</pre>
<pre>return "zero";</pre>
<pre>} else if(x &gt; 0){</pre>
return "positive";
return "negative";
}
<pre>return "impossible";}</pre>

Test Case  $\{t\}$ 

public void testFoo() {
 String res = foo(2);
 Assert.isEqual("positive", res);}

Coverage-Annotated Method  $\{cov(m, t)\}$ 



### Not EDA, but applicable

Model	zero-shot			one-shot			multi-shot		
	Match	Stmt	Branch	Match	Stmt	Branch	Match	Stmt	Branch
OpenAI GPT-4 (gpt-4)	25.75	84.47	20.16	22.85	90.71	22.65	30.04	90.5	22.5
OpenAI GPT-3.5 (gpt-3.5-turbo)	0	39.87	8.33	8.17	76.53	17.17	11.03	82.29	17.9
Google BARD (text-bison-001)	0	81.27	17.21	1.87	86.93	19.63	21.56	85.66	20.52
Anthropic Claude (claude-1.3)	3.9	84.47	20.07	4.83	83.21	19.16	6.88	55.7	12.23

Tufano, Michele, et al. "Predicting Code Coverage without Execution." *arXiv preprint arXiv:2307.13383* (2023).



## **Review: Formal Verification**



LLM w/ 700m parameters fine tuned on proofs Combine with classic automatic proving tools 67.5%



First, Emily, et al. "Baldur: whole-proof generation and repair with large language models." *arXiv preprint arXiv:2303.04910* (2023).



# Review: Debugging

(1)

AutoFL

Language

Model

Algorithm 🥁

40% more new bugs compared to the best classic approaches at acc@1 on Defects4J

Stage 1

\_\_\_\_\_\_get\_comments

Codebas

successfully reproduce 33.5% of all bugs in the benchmark dataset



(A) Prompt

Engineering

X

max. N times

(2)

Kang, Sungmin, et al. "A Preliminary Evaluation of LLM-Based Fault Localization." arXiv preprint arXiv:2308.05487 (2023).

Kang, Sungmin, et al. "Large language models are few-shot testers: Exploring llm-based general bug reproduction." 2023 IEEE/ACM 45th International Conference on Software Engineering (ICSE). IEEE, 2023.

Ouerving

(C) Post-

processing



Test

Clusters

3

(D) Selection

& Ranking

Testing

## **Review: Test Stimulus Generation**

### Primitive Data Prefetcher Core

Code coverage: 98.94% Ibex CPU Instruction Decoder Increased Complexity, Decreased Results Code coverage: 86.19% Ibex CPU Design Code coverage only 5.61%



Zhang, Zixi, et al. "LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation." *arXiv preprint arXiv:2310.04535* (2023).



Review: Functional Safety and Security



### 40%-55% in generating relevant CWEs

Paria, Sudipta, et al. "DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection." *arXiv preprint arXiv:2308.06932* (2023).



. . . . . . .

## Review: Code Generation and Completion

Model	Size	Python		Ja	va	JavaScript		
		$\mathbf{PSM}$	SPM	$\mathbf{PSM}$	SPM	$\mathbf{PSM}$	SPM	
InCoder	6B		31.0%		49.0%		51.0%	
SantaCoder	1.1B		44.0%		62.0%		60.0%	
StarCoder	15.5B		62.0%		73.0%		74.0%	
Code Llama	7B	67.6%	72.7%	74.3%	77.6%	80.2%	82.6%	
	13B	68.3%	74.5%	77.6%	80.0%	80.7%	85.0%	

### Roziere, Baptiste, et al. "Code llama: Open foundation models for code." *arXiv preprint arXiv:2308.12950* (2023).

### For general code generation Not specifically tailored for RTL code



## LLM Mutation-Based Testing Framework

- Mutation Testing: identifies weakness/holes that may be unnoticed in Design TB.
- LLM injects "Mutation": an **artificial modification** in the tested design that changes its behavior.
- Design Test set should be *mutation-adequate:* detect as many as induced mutations to prove robustness.
- The proposed LLM-based mutation testing framework starts by extracting **design signals and design scope** as fault injection candidates.
- The LLM is directed by a **set of prompts** to generate a set of faulty versions of the original DUT.
- A compilation step is followed to assure that the injected changes are syntactically correct.
- The "Mutation Killing Ratio" is used as a criteria to measure how many of the injected faults have been detected by the design test set.



## LLM Mutation-Based Testing Framework Experimental Results

- ✓ Our Experiment is based on 3 In-House Designs.
- ✓ 12 variations have been created for every design.
- ✓ No of Mutations Injected ( Design\_1 : 63, Design\_2 : 69, Design\_3: 105)
- ✓ Among all LLM-generated changes, although 75% compile without errors, 25% still requires manual fixes.
- Design TB's can detect an average of 50.59% of injected changes only.
- ✓ 49.41% were undetected by the current testbench highlights coverage gaps in TB's
- These results prove the power of LLM in a mutation-injection methodology to automate testbench hole identification.



	Design_1	Design_2	Design_3	Average Summary
o of LLM Generated Design Versions	12		12	12
o of LLM RTL Changes Injected	69	63	105	79
Iutation Killing Average Ratio	6			
Percentage of Detected Injected Changes"	38.66%	66.67%	46.43%	50.59%
ndetcted Changes Ratios				
Need to Fix TB"	61.34%			49.41%



# Bottom-up Design Creation

- "Chain of thought", divide into smaller tasks
- Keep enhancing results
- Ask to refactor
- Make incremental changes
- Instruct to follow a coding style

### Instructions to LLM

Create a multadd Verilog module that is a two-stage pipeline. It accepts four 8-bit numbers (a, b, c, d) multiplies "a" and "b" and multiplies "c" and "d" in the first cycle. It returns the sum of the two multiplications in one 17-bit on output "prodsum" port on the second clock cycle.

Good start, add a new input signal, pipeline\_ready, that indicates when the data is ready on the input ports (a-d)

OK, good. Add another output port that indicates when the summation data on prodsum is ready.

Great, now I need to create a simple ALU that utilizes this multadd\_pipeline module you have created.

Add a new operation to this ALU to give the summation of the four input data ports [a-d].

Not there yet, we need to add a new port, operation, to the ALU that identifies when the ALU should do the multadd operation and when it should do the summation operation.

OK, refactor the summation operation in a new Verilog module and use that module in the ALU with the multadd\_pipeline.



# LLM Generated Code

module simple\_alu( input wire clk, // Clock input input wire reset. // Reset input input wire pipeline\_ready, // Data ready signal for multadd\_pipeli input wire [1:0] operation, // Input operation (0 for multadd, 1 f input wire [7:0] a, // Input a (8 bits) input wire [7:0] b. // Input b (8 bits) input wire [7:0] c. // Input c (8 bits) input wire [7:0] d. // Input d (8 bits) output wire [16:0] result, // Output result (17 bits) output reg result\_ready // Output result\_ready signal wire [16:0] multadd\_result; // Internal wire for multadd\_pipeline wire [31:0] summation result: // Internal wire for summation unit // Instantiate the multadd pipeline module multadd pipeline multadd inst ( .clk(clk), .reset(reset), .pipeline ready(pipeline ready), .a(a), .b(b), .c(c), .d(d), .prodsum(multadd\_result), .result\_ready(result\_ready)

// Instantiate the summation unit module summation\_unit summation\_inst (

// Instantiate the summation\_unit module summation\_unit summation\_inst ( .a(a). .b(b), .c(c), .d(d), .result(summation result)

always @(posedge clk or posedge reset) begin if (reset) begin result <= 0: result\_ready <= 0; end else begin // Check operation and select operation accordingly case(operation) 2'b00: begin // Multadd operation if (pipeline\_ready) begin result <= multadd\_result; // Output from multa result\_ready <= 1; // Set result\_ready when mu end end 2'b01: begin // Summation operation result <= summation\_result; // Output from summati result\_ready <= 1; // Set result\_ready when summat end default: begin result\_ready <= 0; // Reset result\_ready if invali end endcase end endmodule

### module multadd\_pipeline( // Clock input input wire clk, // Reset input input wire reset, input wire pipeline\_ready, // Data ready signal input wire [7:0] a, // Input a (8 bits) input wire [7:0] b. // Input b (8 bits) input wire [7:0] c, // Input c (8 bits) input wire [7:0] d. // Input d (8 bits) output reg [16:0] prodsum, // Output prodsum (17 bits) output reg result\_ready // Output result\_ready signal reg [16:0] mult1\_result, mult2\_result; // Internal registers to st always @(posedge clk or posedge reset) begin if (reset) begin mult1 result <= 0;</pre> mult2 result <= 0:</pre> end else begin if (pipeline\_ready) begin mult1\_result <= a \* b; // Multiply a and b</pre> mult2 result <= c \* d; // Multiply c and d</pre> end end end always @(posedge clk or posedge reset) begin if (reset) begin prodsum <= 0;</pre> end else begin prodsum <= mult1\_result + mult2\_result; // Sum of multipli</pre> end end endmodule

end

## Top-down Design Creation

- Use of "Flipped Interaction Pattern"
- Instruct LLM to ask you questions to narrow down requirements
- Refine smaller components by providing more details

### LLM Generated Questions

What is the word size of this CPU (e.g., 8-bit, 16-bit, 32-bit)? What are the main components of the CPU (e.g., ALU, register file, control unit, etc.)?

Are there any specific instructions that this CPU will support? Do you have any specific clock frequency or timing requirements in mind? Are there any specific addressing modes that you would like to support in this CPU?



## LLM Generated Code

module simple\_16bit\_cpu (
 input clk,
 input rst,
 input [15:0] instruction,
 input [15:0] data\_input,
 output reg [15:0] data\_output

);

// Internal signals
reg [15:0] pc;
reg [15:0] ir;
reg [15:0] reg\_file\_read\_data\_a, reg\_file\_read\_data\_b;
reg [15:0] alu\_result;
reg [15:0] data\_mem\_read\_data, data\_mem\_write\_data;
reg [15:0] next\_pc;

// Instantiate components
alu\_16bit alu\_inst (
 .operand\_a(reg\_file\_read\_data\_a),
 .operand\_b(reg\_file\_read\_data\_b),
 .alu\_op(ir[3:0]),
 .result(alu\_result)

);

register\_file\_16bit reg\_file\_inst (
 .read\_addr\_a(ir[7:4]),
 .read\_addr\_b(ir[11:8]),
 .write\_addr(ir[11:8]),
 .write\_data(data\_mem\_read\_data),
 .write\_en(ir[15]),
 .read\_data\_a(reg\_file\_read\_data\_a),
 .read\_data\_b(reg\_file\_read\_data\_b)

control\_unit control\_unit\_inst (
 .instruction(ir),
 .alu\_op(alu\_inst.alu\_op),
 .reg\_write\_addr(reg\_file\_inst.write\_addr),
 .reg\_write\_en(reg\_file\_inst.write\_en),
 .next\_pc(next\_pc)

);

program\_counter pc\_inst (
 .clk(clk),
 .rst(rst),
 .next\_pc(next\_pc),
 .pc\_out(pc)
);

instruction\_memory instruction\_mem\_inst (
 .address(pc),
 .read\_data(ir)

);

data\_memory data\_mem\_inst (
 .address(alu\_result),
 .read\_data(data\_mem\_read\_data),
 .write\_data(data\_mem\_write\_data),
 .write\_en(control\_unit\_inst.mem\_write\_en)
}

);

// Data path connections
always @\* begin
 data\_mem\_write\_data = data\_input;
 reg\_file\_read\_data\_a = reg\_file\_inst.read\_data\_a;
 reg\_file\_read\_data\_b = reg\_file\_inst.read\_data\_b;
end

always @\* begin
 data\_output = data\_mem\_read\_data;
end



## Design Understanding

The `control\_operation` module appears to be a finite state machine (FSM) designed to control the operation of a system based on certain input conditions. Below is a description of the key elements and functionality of the `control\_operation` module based on the provided Verilog code:

#### Inputs:

- clk: Clock signal to synchronize the operations within the module.
- clr\_int\_en: Input signal used for clearing interrupt enables.
- cs: Input signal for chip select.
- nrw: Input signal indicating whether the operation is a write operation (1) or a read operation (0).
- xmitdt\_en: Input signal indicating whether data transmission is enabled.

### Outputs:

clear\_flags: Output signal indicating whether flags should be cleared.
 enable\_write: Output signal indicating whether a write operation should be enabled.
 start\_xmit: Output signal indicating the start of data transmission.

### Internal State Encoding:

- idle (3'dO): The initial state where the module is waiting for an operation to be triggered.
- reading\_from\_reg (3'd1): State where the module is reading data from a register.

### Describe control\_operation Module

Current State	Inputs	Next State
idle	nrw = 1, ~cs	writing_to_reg
idle	~nrw, ~cs	<pre>  reading_from_reg </pre>
idle	otherwise	idle
1		
reading_from_reg	<b>cs</b> = 1	idle
reading_from_reg	~nrw, clr_int_en = 1	<pre>  clearing_flags </pre>
reading_from_reg	otherwise	<pre>  reading_from_reg </pre>
1		
clearing_flags	<b>cs</b> = 1	idle
clearing_flags	otherwise	clearing_flags
II		
writing_to_reg	<b>cs</b> = 1	idle
writing_to_reg	nrw = 1, xmitdt_en = 1	xmitting
writing_to_reg	otherwise	<pre>  writing_to_reg </pre>
I		
xmitting	<b>cs</b> = 1	idle
xmitting	otherwise	xmitting
1		
default I	anything	l idle

### Write state-transition Table of control\_operation



## Design Understanding

digraph control\_operation\_fsm {
 rankdir=LR;
 node [shape=circle, fontsize=12, fontname="Helvetica", width=0.7];
 edge [arrowhead=vee];

idle [label="Idle"]; reading\_from\_reg [label="Reading from Reg"]; clearing\_flags [label="Clearing Flags"]; writing\_to\_reg [label="Writing to Reg"]; xmitting [label="Xmitting"];

idle -> idle [label="~cs, ~nrw"]; idle -> writing\_to\_reg [label="nrw, ~cs"]; idle -> reading\_from\_reg [label="~nrw, ~cs"]; idle -> idle [label="cs"];

reading\_from\_reg -> reading\_from\_reg [label="~cs, ~nrw, !clr\_int\_en"]; reading\_from\_reg -> idle [label="cs"]; reading\_from\_reg -> clearing\_flags [label="~cs, ~nrw, clr\_int\_en"];

clearing\_flags -> clearing\_flags [label="~cs"]; clearing\_flags -> idle [label="cs"];

writing\_to\_reg -> writing\_to\_reg [label="~cs, nrw, !xmitdt\_en"]; writing\_to\_reg -> idle [label="cs"]; writing\_to\_reg -> xmitting [label="nrw, xmitdt\_en"];

```
xmitting -> xmitting [label="~cs"];
xmitting -> idle [label="cs"];
```

LLM-generated GraphViz DOT Notation of a Given

Verilog Module



### GraphViz Visualization of Recognized FSM



## LLM Application Paradigms

Results

LLM

Quality Gate

External Knowledge

Quality Gate/Guardrail



## Self-check Feedback Loop



## LLM Application Paradigms

Results



## External Agent



## Chain-of-Thought



Thanks Q&A

