

#### UNITED STATES

SAN JOSE, CA, USA MARCH 4-7, 2024

Variation-Aware Modeling Method for MRAM Behavior Model using System-Verilog S. Do, S. Shin, J. Jang, D. Kim, Samsung Electronics, Foundry Division Samsung Foundry

### Index

- MRAM Bit-cell
- Special Characteristics
  - Time Depend
  - Voltage Depend
- Why need & Where to use?
- Write Time Variation Modeling
  - Write Operation
  - Write Possibility Modeling
  - Simulation Result

- Write Voltage Variation Modeling
  - How Voltage variation Affects Yield
  - Write Voltage Trimming Configuration
  - Bit-cell modeling technique
  - Cell level variation aware simulation diagram
  - Simulation Result
- Summary





### MRAM Bit-cell







## Special Characteristics of Write Possibility

- Time Depend Possibility
  - Single Write Operation does not guarantee write operation
  - Probabilistic write operation modeling does not guarantee exact write operation for simulation.
  - After write guarantee specification time, write should be guarantee.

- Voltage Depend Possibility
  - Reference voltage characteristic is individual properties for each MRAM bit-cell.
  - Voltage characteristic follow the process variation.
  - If write failed, saved data could be reserve or inversed or crashed.





# Why need & Where to use ?

- Enables Design Verification for BIST RTL
  - For Memory BIST, commercial tool does not support MRAM
  - MRAM use custom BIST RTL to verify the memory operation
  - Probabilistic MRAM model support verification of the DNA RTL & custom BIST RTL.



DNA\* : Digital Non-volatile Assist





#### Write Operation Timing Diagram







## Write Possibility Modeling



#### Verilog modeling code

- Decide write pass for every single internal write operation.
- Decision is occur between WBF min/max spec.
- Independent for bit-cell location or address







#### Simulation Result







#### How Voltage Variation Effects Yield







#### Write Voltage Trimming Configuration

Write-0	FAIL Ratio	Failure bit-cell # (ideal)		Write-1		Failure bit-cell # (ideal)	
Trim-Level		16Mb	128Mb	Trim-Level	FAIL RALIO	16Mb	128Mb
0	21.83500%	3,663,305	29,306,443	0	45.57641%	7,646,453	61,171,625
1	11.08118%	1,859,114	14,872,908	1	25.24925%	4,236,122	33,888,975
2	4.77904%	801,789	6,414,313	2	11.08118%	1,859,114	14,872,908
3	1.73814%	291,611	2,332,890	3	3.77202%	632,840	5,062,717
4	0.53009%	88,935	711,478	4	0.98153%	164,674	1,317,391
5	0.13499%	22,648	181,180	5	0.19330%	32,431	259,447
6	0.02861%	4,800	38,402	6	0.02861%	4,800	38,402
7	0.00504%	845	6,758	7	0.00317%	531	4,251
8	0.00073%	123	986	8	0.00026%	44	351
9	0.00009%	15	119	9	0.00002%	3	21
10	0.00001%	1	12	10	0.00000%	0	1
11	0.00000%	0	1	11	0.00000%	0	0
12	0.00000%	0	0	12	0.00000%	0	0
13	0.00000%	0	0	13	0.00000%	0	0
14	0.00000%	0	0	14	0.00000%	0	0
15	0.00000%	0	0	15	0.00000%	0	0







#### Bit-Cell Modeling Technique

#### Previous MRAM bit-cell Array modeling

// M	Memory definition-	
reg	[(word_width+r_col*0)*mux-1:0]	mem[0:4095];
reg	[(word_width+r_col*0)*mux-1:0]	mem0[0:3];
reg	[(word_width+r_col*0)*mux-1:0]	mem1[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem2[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem3[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem4[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem5[0:3];
reg	[(word_width+r_col*0)*mux-1:0]	mem6[0:3];
reg	[(word_width+r_col*0)*mux-1:0]	mem7[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem8[0:3];
reg	[(word_width+r_col*0)*mux-1:0]	mem9[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem10[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem11[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem12[0:3];
reg	[(word_width+r_col*0)*mux-1:0]	mem13[ <mark>0:3</mark> ];
reg	[(word_width+r_col*0)*mux-1:0]	mem14[ <mark>0:3</mark> ];
req	[(word width+r col*0)*mux-1:0]	mem15[0:3];

#### New MRAM Bit-cell and Array modeling

#### |---// TYPEDEF

#### |---// Memory definition-

mbit	[(word_width+r_col*0)*mux-1:0]	mem[0:4095];
mbit	[(word_width+r_col*0)*mux-1:0]	mem0[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	<pre>mem1[0:3];</pre>
mbit	[(word_width+r_col*0)*mux-1:0]	mem2[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem3[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem4[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem5[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem6[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem7[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem8[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem9[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem10[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	<pre>mem11[0:3];</pre>
mbit	[(word_width+r_col*0)*mux-1:0]	mem12[0:3];
mbit	[(word_width+r_col*0)*mux-1:0]	mem13[ <mark>0:3</mark> ];
mbit	[(word_width+r_col*0)*mux-1:0]	mem14[ <mark>0:3</mark> ];
mbit	[(word_width+r_col*0)*mux-1:0]	mem15[0:3];





## Ref\_voltage profile setting

```
// bitcell ref voltage setting
//-----
task set ref voltage;
---static int seed = 777;
---int ref value;
--- for(int i=0; i<WORDS/mux; i=i+1) begin
l---for(j=0; j< (word width+0)*mux; j=j+1) begin</pre>
--- --- ref value = $dist normal(seed, );
---|---mem[i][i].ref0 voltage = ref value- < 0 ? 0 : ref value- ;</pre>
--- --- ref0 voltage[mem[i][j].ref0 voltage]+=1;
--- --- ref value = $dist normal(seed, );
---|---mem[i][i].ref1 voltage = ref value- < 0 ? 0 : ref value- ;</pre>
--- --- ref1 voltage[mem[i][j].ref1 voltage ]+=1;
|---|---//$display("ref voltage : %d",mem[i][j].ref voltage);
---- end
---end
--- for(int i=0; i<4; i=i+1) begin
--- for(int j=0; j< (word width+0)*mux; j=j+1) begin</pre>
l---l---ref value = $dist normal(seed, );
---|---mem0[i][j].ref0 voltage = ref value- < 0 ? 0 : ref value- ;</pre>
---|---ref0 voltage[mem0[i][j].ref0 voltage] +=1;
--- ref value = $dist normal(seed, );
---|---mem0[i][j].refl voltage = ref value- < 0 ? 0 : ref value- ;</pre>
--- ref1 voltage[mem0[i][j].ref1 voltage ]+=1;
|---|---//$display("ref voltage : %d",mem[i][i].ref voltage);
|---|---end
```

```
mbit ref-voltage aware Write Task
11
function reg mbit write(mbit bit cell, reg write data);
---integer trim voltage;
---if (`WVAT MODE != 2 ) begin
[---]---ReportMessage(DEBUG,$sformatf("trim voltage: %dmV",trim voltage));
----if ( write data === 1'b0 ) begin
l---l---if ( write0 trim en === 1'b1 ) begin
|---|---|---ReportMessage(DEBUG,$sformatf("cell voltage: %dmV", +bit_cell.ref0_voltage));
---- if ( WVAT MODE == 0 ) begin
---- --- bit cell.data;
---- --- end
---------------else if ( `WVAT MODE == 1 ) begin
---- --- return 1'b1;
|----|----|----end
|----|----|---end
---- end
---- end
---- else if ( write data === 1'b1 ) begin
---- --- if ( writel trim en === 1'b1 ) begin
------trim voltage = +write0 trim write1 trim
---|---|---ReportMessage(DEBUG,$sformatf("cell voltage: %dmV", +bit cell.ref1 voltage));
-----if ( +bit cell.ref1 voltage > trim voltage ) begin
----if (`WVAT MODE == 0 ) begin
---- bit cell.data;
|---|---|---|---end
---------------else if ( `WVAT MODE == 1 ) begin
---- --- --- --- --- return 1'b0;
|---|---|---|---end
---- --- end
---- --- end
|---|---end
---end
--- return write data;
endfunction
```





#### Cell Level Variation aware Simulation diagram







#### Simulation Result

481942		27308476000 : PASS : DOUT == [0000000000000000000]	481942	27308476000 : PASS : DOUT == [0000000000000000000]	481949	27308476000 : PASS : DOUT == [000000000000000000]
481943		27308646000 : [READ TEST ADD : 27359]	481943	27308646000 : [READ TEST ADD : 27359]	481950	27308646000 : [READ TEST ADD : 27359]
481944		27308646000 : ERROR : EXPECT == [000000000000000000000]	481944	27308646000 : ERROR : EXPECT == [0000000000000000000000000000000000	481951	27308646000 : <b>PASS</b> : EXPECT == [0000000000000000000]
481945		27308646000 : ERROR : DOUT == [0000000000000000000000000000000000	481945	27308646000 : ERROR : DOUT == [0000000000000000000000000000000000	481952	27308646000 : <b>PASS : DOUT == [</b> 0000000000000 <mark>(000</mark> 00]
481946		27308816000 : [READ TEST ADD : 2735a]	481946	27308816000 : [READ TEST ADD : 2735a]	481953	27308816000 : [READ TEST ADD : 2735a]
481947		27308816000 : PASS : EXPECT == [000000000000000000]	481947	27308816000 : PASS : EXPECT == [000000000000000000]	481954	27308816000 : PASS : EXPECT == [000000000000000000]
481948		27308816000 : PASS : DOUT == [0000000000000000000]	481948	27308816000 : PASS : DOUT == [000000000000000000]	481955	27308816000 : PASS : DOUT == [000000000000000000]
481949		27308986000 : [READ TEST ADD : 2735b]	481949	27308986000 : [READ TEST ADD : 2735b]	481956	27308986000 : [READ TEST ADD : 2735b]
481950		27308986000 : PASS : EXPECT == [000000000000000000]	481950	27308986000 : PASS : EXPECT == [000000000000000000]	481957	27308986000 : PASS : EXPECT == [000000000000000000]
481951		27308986000 : PASS : DOUT == [000000000000000000]	481951	27308986000 : PASS : DOUT == [000000000000000000]	481958	27308986000 : PASS : DOUT == [000000000000000000]
481952	+3449	05 lines: 27309156000 : [READ TEST ADD : 2735c]	+ 481952 +344	495 lines: 27309156000 : [READ TEST ADD : 2735c]	+ 481959 +34495	lines: 27309156000 : [READ TEST ADD : 2735c]
516447		29263816000 : PASS : EXPECT == [0000000000000000000]	516447	29263816000 : PASS : EXPECT == [000000000000000000]	516454	29263816000 : PASS : EXPECT == [000000000000000000]
516448		29263816000 : PASS : DOUT == [000000000000000000]	516448	29263816000 : PASS : DOUT == [000000000000000000]	516455	29263816000 : PASS : DOUT == [0000000000000000000]
516449		29263986000 : [READ TEST ADD : 2a047]	516449	29263986000 : [READ TEST ADD : 2a047]	516456	29263986000 : [READ TEST ADD : 2a047]
516450		29263986000 : PASS : EXPECT == [0000000000000000000]	516450	29263986000 : PASS : EXPECT == [000000000000000000]	516457	29263986000 : PASS : EXPECT == [0000000000000000000]
516451		29263986000 : PASS : DOUT == [0000000000000000000]	516451	29263986000 : PASS : DOUT == [000000000000000000]	516458	29263986000 : PASS : DOUT == [000000000000000000]
516452		29264156000 : [READ TEST ADD : 2a048]	516452	29264156000 : [READ TEST ADD : 2a048]	516459	29264156000 : [READ TEST ADD : 2a048]
516453		29264156000 : ERROR : EXPECT == [009000000000000000]	516453	29264156000 : <b>PASS</b> : EXPECT == [00/00000000000000]	516460	29264156000 : <b>PASS</b> : EXPECT == [00,000,00000000000]
516454		29264156000 : ERROR : DOUT == [000080000000000000]	516454	29264156000 : <b>PASS : DOUT</b> == [0(00000000000000000]	516461	29264156000 : PASS : DOUT == [0,000,000000000000]
516455		29264326000 : [READ TEST ADD : 2a049]	516455	29264326000 : [READ TEST ADD : 2a049]	516462	29264326000 : [READ TEST ADD : 2a049]
516456		29264326000 : PASS : EXPECT == [0000000000000000000]	516456	29264326000 : PASS : EXPECT == [000000000000000000]	516463	29264326000 : PASS : EXPECT == [000000000000000000]
516457		29264326000 : PASS : DOUT == [000000000000000000000]	516457	29264326000 : PASS : DOUT == [000000000000000000]	516464	29264326000 : PASS : DOUT == [0000000000000000000]
516458		29264496000 : [READ TEST ADD : 2a04a]	516458	29264496000 : [READ TEST ADD : 2a04a]	516465	29264496000 : [READ TEST ADD : 2a04a]
516459		29264496000 : PASS : EXPECT == [000000000000000000]	516459	29264496000 : PASS : EXPECT == [00000000000000000000]	516466	29264496000 : PASS : EXPECT == [0000000000000000000]
516460		29264496000 : PASS : DOUT == [0000000000000000000]	516460	292644960000 : PASS : DOUT == [0000000000000000000000]	516467	292644960000 : PASS : DOUT == [0000000000000000000000000000000000
516461	. +/949	75 LINES: 292646666000 : [READ TEST ADD : 28040]	+ 516461 +/94	1495 LINES: 292646666000 : [READ TEST ADD : 2804D]	+ 516468 +/9495	LINES: 2926466660000 : [READ TEST ADD : 28040]
595950		33769326000 : PASS : EXPECT == [000000000000000000]	595950	33769326000 : PASS : EXPELI == [00000000000000000000]	595963	33769326000 : PASS : EXPECT == [000000000000000000]
595957		33769320000 : PASS : DUUT == [000000000000000000]	595957	33769320000 : PASS : DOUL == [00000000000000000000]	595964	33769326000 : PASS : DOUT == [000000000000000000]
505050		33769490000 : [READ TEST ADD : 307CE]	505050	55769490000 : [READ TEST ADD : 507CE]	595965	337694960000 : [READ TEST ADD : 307CE]
505060		22760406000 : PASS : EXPECT == [0000000000000000000000000000000000	595969	22760406000 : PASS : EAFECT [0000000000000000000000000000000000	595967	23769496000 : PASS : EXPECT == [0000000000000000000000000000000000
595960		337696666000 : [RS3 : D001 == [00000000000000000000000000000000	595961	- 33769566000 : [READ TEST ADD : 307cf]	595968	33769466000 : [READ TEST ADD : 307cf]
595901		$\mathbf{F}$	595962		595969	33 69 666666 : PASS : EXPECT = [0000/000 0000000]
595962		3376566666 : ERROR : DOUT == [0000000000000000000000000000000000	595963	3769666666 · PASS · DOIT == [0001/0000000000000]	595970	337696666666  PASS : DOIT == [0000000000000000000000000000000000
595964		33769836000 · [READ TEST ADD · 307d0]	595964	33769836000 : [READ TEST ADD : 307d0	595971	33769836000 : [READ TEST ADD : 307d0
595965		337698360000 : PASS : EXPECT == [000000000000000000]	595965	33769836000 : PASS : EXPECT == [0000000000000000000]	595972	33769836000 : PASS : EXPECT == [0000000000000000000000000000000000
595966		33769836000 : PASS : DOUT == [000000000000000000000]	595966	33769836000 : PASS : DOUT == [0000000000000000000]	595973	33769836000 : PASS : DOUT == [0000000000000000000000000000000000
595967		33770006000 : [READ TEST ADD : 307d1]	595967	33770006000 : [READ TEST ADD : 307d1]	595974	33770006000 : [READ TEST ADD : 307d1]
595968		33770006000 : PASS : EXPECT == [0000000000000000000]	595968	33770006000 : PASS : EXPECT == [0000000000000000000000000000000000	595975	33770006000 : PASS : EXPECT == [00000000000000000000]
595969		33770006000 : PASS : DOUT == [000000000000000000000]	595969	33770006000 : PASS : DOUT == [000000000000000000]	595976	33770006000 : PASS : DOUT == [000000000000000000000]
595970	+3547	73 lines: 33770176000 : [READ TEST ADD : 307d2]	+ 595970 +354	473 lines: 33770176000 : [READ TEST ADD : 307d2]	+ 595977 +35473	lines: 33770176000 : [READ TEST ADD : 307d2]
631443		35780256000 : PASS : EXPECT == [0000000000000000000]	631443	35780256000 : PASS : EXPECT == [0000000000000000000000000000000000	631450	35780256000 : PASS : EXPECT == [000000000000000000]





#### Summary

- To support MRAM probabilistic write, we use user define data type for MRAM memory array.
- Our modeling enables simulation base design verification for DNA & BIST RTL.
- Our modeling support to develop BIST algorithm for Samsung Foundry's MRAM.





#### Questions

• Contact : sanggi.do@samsung.com



