

≻

## **Register Access by Intent: Towards** Generative RAL based Algorithms

Ahmed M. Allam

## SYSTEMS INITIATIVE

## AMS Verification Consultant, ICpedia



#### SAN JOSE, CA, USA FEBRUARY 24-27, 2025 **INTRODUCTION** Flexible RAL Lookups are implemented to keep track of RAL internal fields and release 1 release 2 **Problem statement** uvm\_reg\_map can be accessed using a unique identifier known as func\_tag. RAL structure changes across releases, but the test can still access RAL is a verification tool that abstracts DUT registers, uvm\_reg uvm\_reg\_file pll pwrup providing stable APIs for consistent access despite pll1\_ctrl m\_reg\_field fields regardless of field names or parent register names. address changes, ensuring adaptability and stability in uvm\_reg\_mem enable pll1\_er testing environments. ↑ cal en virtual function void rf\_reg\_block ::build(); pll2\_en META-RAL Framework proposal Registers and fields may change, necessitating test tag field by function(.fld(m\_pll1\_ctrl.enable)..func\_tag(ENABLE\_PLL1)); cal\_code case updates. This challenge promotes enhancing Design updates (Flexible RAL) tag field by function(.fld(m pll1 ctrl.cal code),.func tag(PLL1 CAL CODE)); abstraction and hiding capabilities in RAL. Access fields by a unique func\_tag. tag\_field\_by\_function(.fld(m\_pll1\_ctrl.cal\_en),.func\_tag(ENABLE\_PLL1\_CAL)); pll2 ctrl pll\_ca Access fields by associative This proposal presents META-RAL, enabling field tag\_field\_by\_assoc(.fld\_tag(PLL1\_CAL\_CODE),.assoc(CAL\_LS\_CLK\_EN) ,.fld(m\_clks.clk50m\_en)); // Static associativity enable pll1\_cal\_ properties. access through names, functions, and implemented RAL performance penalty (Multi-View RAL) cal er pll2 cal lookups effectively. RAL is organized into different views, tag\_field\_by\_assoc(.fld\_tag(PLL1\_CAL\_CODE),.assoc(CAL\_HS\_CLK\_EN) ,.fld(m\_clks.clk200m\_en)); // Static associativity can be chosen by the UVM test cal\_ **Execution challenges** through scope. pl cal\_ endfunction Each view comprises one or more Design churn: During early design and cross-release scopes. phases, RAL fields shift across registers, requiring ENABLE A register or field can belong to PLL1 ENABLE\_PLL1 task rf\_pll\_cal\_seq::body(); uvm\_reg\_field pll\_en; pll1\_en= rf\_rb.get\_field\_by\_func(ENABLE\_PLL1); cal\_hs\_clk = rf\_rb.get\_field\_by\_assoc(PLL1\_CAL\_CODE,CAL\_HS\_CLK\_EN); cal\_hs\_clk.set(1'b1); catarate sets(1'b1); updates to test cases. multiple scopes. Design dependent (Generic Events) EN\_PLL2\_CAL EN\_PLL2\_CAL Performance degradation: One-time RAL Register events in uvm event pool construction for the entire RAL, but test access few Wait on generic events. test registers. Trigger events in a separate task or : body monitors. Generic RAL based algorithm for Release/IP variations Multi-View RAL virtual function void rf\_reg\_block ::build(); The RAL model consists of a RAL-based algorithms face challenges due to waiting for IP-dependent signaling. In this proposal, each single unit. IP release will have its design-specific signal event handle All registers and fields are built if(check\_reg\_build(ral\_view,"m\_pll1\_ctrl") begin With the Multi-View RAL approach, RAL sequences can be written independently of IP regardless of test scenario. design details. m\_pll1\_ctrl = reg\_pll1\_ctrl ::type\_id::create(" m\_pll1\_ctrl ") tag\_field\_by\_function(m\_mpll1\_ctrl.enable,ENABLE\_PLL1); Algorithm and sequences are more compact and understandable. The build-up of all registers leads to decreased performance endfunction rf\_rb.set\_ral\_view(rf\_reg\_block\_pkg::POWERUP); and increased resource consumption. task meta\_ral\_pll\_cal(serdes\_ral\_model ral\_model); class event\_handler\_ip1 extends meta\_event\_handler; adv\_cal basic cal The Multi-View RAL framework addresses this problem by powerup uvm\_reg\_field pll\_cal\_flds[\$]; uvm\_reg\_field fld; building registers for test purposes using a RAL hierarchical virtual event\_if e\_vif; architecture with ral\_view and ral\_scope uvm\_status\_e status; uvm\_event cal\_event; virtual task event trigger; Here we have 3 ral\_views (powerup, basic\_cal, adv\_cal) and repeat(n) begin fld = ral\_model.get\_field\_by\_func(PLL\_CAL\_CODE); fld.write(status.pll\_code); fld = ral\_model.get\_field\_by\_assoc(PLL\_CAL\_CODE,TRIG\_CLK); 4 ral\_scopes (control, startup\_cal, pvt\_cal, vreg\_cal) begin @(posedge e\_vif.pll\_code\_updated); trig\_event("pll\_cal\_code\_updated"); fid = rai\_model.get\_field\_by\_assoc(PLL\_CAL\_CODE,TRIG\_CLK); trigger\_clk(fid); cal\_event = uvm\_event\_pool::get\_global("pll\_cal\_code\_updated"); cal\_event.wait\_trigger(); pll\_code = next\_pll\_code(); end Each ral scope can select pll cal pll pwrup vreg pwrup pll fsm scope/reg which registers and fields to // other events join build control startup\_cal Memory can only be allocated to the test-accessed registers endtask endtask endclass pzvt\_cal and fields. vreg\_cal CONCLUSIONS Results This work introduces the META-RAL framework $\triangleright$ Flexible RAL reduces testcases maintenance effort due to RAL structural changes. Meta RAL consists of three frameworks.

- MV-RAL can get rid of unwanted registers.
- $\geq$ Removing 10,000 registers reduced simulation memory by 30-40 %.
- Accessing registers out of scope/view would result in an error.  $\geq$
- $\triangleright$ Generic UVM events make RAL sequences reusable across different IP releases.

	UVM RAL	MV-RAL
# additional created registers	10,000	10
Memory size during simulation (Mb)	375-397	250-280
Simulation wall time (S)	63.5	51.2

- Testcases select ral view which builds registers on purpose
  - Attempting to access the field outside of ral\_view will result in an access error.
  - Minimize the memory and performance impact of the build process by eliminating unnecessary registers.

ahmed.allam@icpedia.com

# <u>X</u>UCpedia

### © Accellera Systems Initiative

- Flexible RAL.
  - Multi-View RAL
  - 1 Generic RAL events.

> Lookups are built to track RAL fields (Function, Associative)

- Testcases are immune to RAL structural changes.
- Easy to generate RAL algorithms regardless reg/field name.