CONFERENCE AND EXHIBITION

UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

A Simulation Expert's Guide to Formally Proving SW Status and Interrupts

Neil Johnson

Ciena

SYSTEMS



SIMULATION VS FORMAL

Simulation		Formal Property Checking	
Verify functional correctness	What	at Verify functional correctness	
Passing tests	How	Proven properties	
<simulator></simulator>	Tool	<formal tool=""></formal>	
Test statusCode coverageFunctional coverage	Closure Metrics	Proof statusCode coverageFunctional coverage	





SIMULATION VS FORMAL

Simulation		Formal Property Checking	
Verify functional correctness	What	Verify functional correctness	
Passing tests	How	Proven properties	
<simulator></simulator>	Tool	<formal tool=""></formal>	
Test statusCode coverageFunctional coverage	Closure Metrics	Proof statusCode coverageFunctional coverage	
 Default/known technology 	Upsides	 Low infrastructure requirement Exhaustive proofs Implicit code coverage closure* Low re-config cost 	
 High infrastructure requirement Constrained random unknowns Iterative coverage closure High re-config cost 	Downsides	 Applicability is TBD Ramp-up/learning curve Technology limitations Depth/breadth of logic 	

2023 DESIGN AND VERIFICATION DVCDN CONFERENCE AND EXHIBITION UNITED STATES



SIMULATION

	Simulation		Formal Property Checking
	Verify functional correctness	What	Verify functional correctness
IMULATION	Passing tests	How	Proven properties
	<simulator></simulator>	Tool	<formal tool=""></formal>
	Test status rage coverage	Closure Metrics	Proof statusCode coverageFunctional coverage
70 60 50 40 30 20	iown technology	Upsides	 Low infrastructure requirement Exhaustive proofs Implicit code coverage closure* Low re-config cost
10 0 2008 2010 2012 2014 2016 2018 2020 Formal UVM Figure 2 - DVCon Keyword Search Data 2010-2022: Number	2022 2024 structure requirement ed random unknowns overage closure r of Keyword Hits re-config cost	Downsides	 Applicability is TBD Ramp-up/learning curve Technology limitations Depth/breadth of logic
	Because	Motivation	Eliminate sim cyclesIncrease confidence





SIMULATION







- Habitually difficult in simulation
 - UVM testbenches are architected around core functionality
 - Status/interrupt checking are an afterthought/overlay







- Habitually difficult in simulation
 - UVM testbenches are architected around core functionality
 - Status/interrupt checking are an afterthought/overlay







- Habitually difficult in simulation
 - UVM testbenches are architected around core functionality
 - Status/interrupt checking are an afterthought/overlay
- Formal enables a more deliberate approach
 - Dedicated checking without the infrastructure/retrofits requirements



SYSTEMS INITIATIVE



- Habitually difficult in simulation
 - UVM testbenches are architected around core functionality
 - Status/interrupt checking are an afterthought/overlay
- Formal enables a more deliberate approach
 - Dedicated checking without the infrastructure/retrofits requirements

Method

- 1. Map each status bit to CTRL/IO
- 2. Capture a checker strategy/feasibility
- 3. Build properties to verify each status output
- 4. Document/review the outcome



STATUS_REG.status_bit

Method

- 1. Map each status bit to CTRL/IO
- 2. Capture a checker strategy/feasibility
- 3. Build properties to verify each status output
- 4. Document/review the outcome













Method

- 1. Map each status bit to CTRL/IO
- Capture a checker strategy/feasibility
- 3. Build properties to verify each status output
- 4. Document/review the outcome

Strategy	Output(s)	Limitations
General plan of attack	Status bits under test	Fear, uncertainty, doubt, etc.





```
property status_bit_asserted;
@(posedge i_clk)
disable iff (!i_sresetn)
    some_field_seq and
    other_field_seq and
    an_input_seq |->
        status_bit
endproperty
assert property (status bit asserted);
```



- 1. Map each status bit to CTRL/IO
- 2. Capture a checker strategy/feasibility
- Build properties to verify each status output

4. Document/review the outcome

SYSTEMS INITIATIVE



Property	When condition	Check this
status_bit_asserted	<pre>some_field and another_field and an_input <do something=""></do></pre>	status_bit is asserted

SYSTEMS INITIATIVE

Method

- 1. Map each status bit to CTRL/IO
- 2. Capture a checker strategy/feasibility
- 3. Build properties to verify each status output

Document/review the outcome



Example Artifacts









Results/Observations

- 15 Status outputs verified
 - 6 bugs found w/69 properties
- No dependency on simulation infrastructure
 - Complementary but completely orthogonal
- Mapping was very useful
 - Low-level capture of low-level relationships
 - Documentation sparse but practical
 - Some outputs "didn't fit" into formal
- Light on infrastructure
 - Use helper logic only when necessary
 - Keep the *entire* check simple as possible



Results/Observations

- 15 Status outputs verified
 - 6 bugs found w/69 properties
- No dependency on simulation infrastructure
 - Complementary but completely orthogonal
- Mapping was very useful
 - Low-level capture of low-level relationships
 - Documentation sparse but practical
 - Some outputs "didn't fit" into formal
- Light on infrastructure
 - Use helper logic only when necessary
 - Keep the *entire* check simple as possible







- Assuming checker execution state
 - i.e. Overflow on FIFO full && write







- Assuming checker execution state
 - i.e. Overflow on FIFO full && write







- Assuming checker execution state
 - i.e. Overflow on FIFO full && write
- State variables > procedures
 - Let the tool figure out how to get there



UNITED STAT



- RTL models for performance
 - i.e: multiply vs. pipelined multiply
 - Prove the RTL pipelined multiply in isolation
 - Use an RTL model everywhere else
 - Turned unusably slow into very fast









General recommendation...

- Deep pipelines
- Arithmetic functions
- Fast configurations

Summary

• Because why?

- Simulation ruts run deep
- Formal is undervalued
- Opportunities for collaborative sim + formal approaches
 - Software status/interrupts are a practical starting point
 - Anywhere low-level checking is feasible

What else is in the paper?

- Simulation vs. Formal in verification thought leadership
- Verilog configurations vs. binding for inserting models
- 4-phase checker template

Bonus Points!

• Merging code coverage with sim?



