

2023  
DESIGN AND VERIFICATION™  
**DVCON**  
CONFERENCE AND EXHIBITION  
**UNITED STATES**  
SAN JOSE, CA, USA  
FEBRUARY 27-MARCH 2, 2023

# A Simulation Expert's Guide to Formally Proving SW Status and Interrupts

Neil Johnson

Ciena



# SIMULATION VS FORMAL

Simulation		Formal Property Checking
Verify functional correctness	What	Verify functional correctness
Passing tests	How	Proven properties
<Simulator>	Tool	<Formal Tool>
<ul style="list-style-type: none"> <li>• Test status</li> <li>• Code coverage</li> <li>• Functional coverage</li> </ul>	Closure Metrics	<ul style="list-style-type: none"> <li>• Proof status</li> <li>• Code coverage</li> <li>• Functional coverage</li> </ul>

# SIMULATION VS FORMAL

Simulation		Formal Property Checking
Verify functional correctness	What	Verify functional correctness
Passing tests	How	Proven properties
<Simulator>	Tool	<Formal Tool>
<ul style="list-style-type: none"> <li>• Test status</li> <li>• Code coverage</li> <li>• Functional coverage</li> </ul>	Closure Metrics	<ul style="list-style-type: none"> <li>• Proof status</li> <li>• Code coverage</li> <li>• Functional coverage</li> </ul>
<ul style="list-style-type: none"> <li>• Default/known technology</li> </ul>	Upsides	<ul style="list-style-type: none"> <li>• Low infrastructure requirement</li> <li>• Exhaustive proofs</li> <li>• Implicit code coverage closure*               <ul style="list-style-type: none"> <li>• Low re-config cost</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>• High infrastructure requirement</li> <li>• Constrained random unknowns</li> <li>• Iterative coverage closure               <ul style="list-style-type: none"> <li>• High re-config cost</li> </ul> </li> </ul>	Downsides	<ul style="list-style-type: none"> <li>• Applicability is TBD</li> <li>• Ramp-up/learning curve</li> <li>• Technology limitations               <ul style="list-style-type: none"> <li>• Depth/breadth of logic</li> </ul> </li> </ul>

# SIMULATION VS FORMAL




Figure 2 - DVCon Keyword Search Data 2010-2022: Number of Keyword Hits

Simulation		Formal Property Checking
Verify functional correctness	What	Verify functional correctness
Passing tests	How	Proven properties
<Simulator>	Tool	<Formal Tool>
<ul style="list-style-type: none"> <li>Test status</li> </ul>	Closure Metrics	<ul style="list-style-type: none"> <li>Proof status</li> <li>Code coverage</li> <li>Functional coverage</li> </ul>
<ul style="list-style-type: none"> <li>Code coverage</li> </ul>	Upsides	<ul style="list-style-type: none"> <li>Low infrastructure requirement</li> <li>Exhaustive proofs</li> <li>Implicit code coverage closure*                             <ul style="list-style-type: none"> <li>Low re-config cost</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>Known technology</li> </ul>	Downsides	<ul style="list-style-type: none"> <li>Applicability is TBD</li> <li>Ramp-up/learning curve</li> <li>Technology limitations                             <ul style="list-style-type: none"> <li>Depth/breadth of logic</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>Infrastructure requirement</li> <li>Uncovered random unknowns</li> <li>Code coverage closure</li> <li>High re-config cost</li> </ul>	Motivation	<ul style="list-style-type: none"> <li>Eliminate sim cycles</li> <li>Increase confidence</li> </ul>

- Because

# SIMULATION VS FORMAL




Figure 2 - DVCon Keyword Search Data 2010-2022: Number of Keyword Hits

Simulation		Formal Property Checking
Verify functional correctness		Verify functional correctness
Passing tests		Passing tests
<Simulator>		<Simulator>
• Test status		• Test status
• Coverage		• Coverage
• Random unknowns		• Random unknowns
• Coverage closure		• Coverage closure
• Re-config cost		• Re-config cost
		• Implicit code coverage closure*
		• Low re-config cost
	Downsides	• Applicability is TBD ?
		• Ramp-up/learning curve
		• Technology limitations
		• Depth/breadth of logic
		• Eliminate sim cycles ✓
		• Increase confidence

Where to start...?


- Module level proofs
  - aka: unit proofs... like simulated unit tests
- SWIF Status/Interrupt Checking

~~• Because~~

• Eliminate sim cycles ✓


# SWIF Interrupt/Status Checking

- Habitually difficult in simulation
  - UVM testbenches are architected around core functionality
  - Status/interrupt checking are an afterthought/overlay




# SWIF Interrupt/Status Checking

- Habitually difficult in simulation
  - UVM testbenches are architected around core functionality
  - Status/interrupt checking are an afterthought/overlay



# SWIF Interrupt/Status Checking

- Habitually difficult in simulation
  - UVM testbenches are architected around core functionality
  - Status/interrupt checking are an afterthought/overlay
- Formal enables a more deliberate approach
  - Dedicated checking without the infrastructure/retrofits requirements





# SWIF Interrupt/Status Checking

- Habitually difficult in simulation
  - UVM testbenches are architected around core functionality
  - Status/interrupt checking are an afterthought/overlay
- Formal enables a more deliberate approach
  - Dedicated checking without the infrastructure/retrofits requirements

## Method

1. Map each status bit to CTRL/IO
2. Capture a checker strategy/feasibility
3. Build properties to verify each status output
4. Document/review the outcome


# SWIF Interrupt/Status Checking

STATUS\_REG.status\_bit

## Method

1. Map each status bit to CTRL/IO
2. Capture a checker strategy/feasibility
3. Build properties to verify each status output
4. Document/review the outcome


# SWIF Interrupt/Status Checking



## Method

- ➔ Map each status bit to CTRL/IO
2. Capture a checker strategy/feasibility
3. Build properties to verify each status output
4. Document/review the outcome

# SWIF Interrupt/Status Checking



## Method

1. Map each status bit to CTRL/IO
- ➔ 2. Capture a checker strategy/feasibility
3. Build properties to verify each status output
4. Document/review the outcome

Strategy	Output(s)	Limitations
General plan of attack	Status bits under test	Fear, uncertainty, doubt, etc.

# SWIF Interrupt/Status Checking

```
property status_bit_asserted;  
  @(posedge i_clk)  
  disable iff (!i_sresetn)  
    some_field_seq and  
    other_field_seq and  
    an_input_seq |->  
      status_bit  
endproperty  
assert property (status_bit_asserted);
```

## Method

1. Map each status bit to CTRL/IO
2. Capture a checker strategy/feasibility  
→ Build properties to verify each status output
4. Document/review the outcome


# SWIF Interrupt/Status Checking

Property	When condition...	Check this...
status_bit_asserted	some_field and another_field and an_input <do something>	status_bit is asserted

## Method

1. Map each status bit to CTRL/IO
  2. Capture a checker strategy/feasibility
  3. Build properties to verify each status output
- ➔ Document/review the outcome

# Example Artifacts



**Strategy: Full Config Strategy**  
Created by Neil Johnson, last modified on Jul 06, 2022

Strategy	Outputs	Limitations	Status
<ul style="list-style-type: none"> <li>Integrate the Full Config Strategy</li> <li>Use the Full Config Strategy to generate the Full Config Strategy</li> <li>Use the Full Config Strategy to generate the Full Config Strategy</li> <li>Use the Full Config Strategy to generate the Full Config Strategy</li> </ul>	<ul style="list-style-type: none"> <li>Full Config</li> </ul>	<ul style="list-style-type: none"> <li>Full Config Strategy</li> <li>Full Config Strategy</li> <li>Full Config Strategy</li> </ul>	<p><b>DONE</b></p>

**Setting Up Config Strategy**  
Created by Neil Johnson, last modified on Aug 11, 2022

- Strategy**
- The added items are easy to use
  - Installation easy for the user to set
  - Strategy is verified regularly

**Checkers**

Category	Property	Parameterization	Configuration	When Condition...	Check This...	Notes
model_xp	model_xp_enabled	NA	NA	none - none	model_xp=1	
	model_xp_disabled	NA	NA	none - none for 2 (none)	model_xp=0	
data_validator	data_validator_enabled	NA	full_year	NO	data_validator=1	same property used for valid and invalid (difference in the data)
data_validator	data_validator_disabled	NA	full_year	NO	data_validator=0	same property used for valid and invalid (difference in the data)
data_validator	data_validator_enabled	NA	none - none	none - none for (none)	data_validator=1	same property used for valid and invalid (difference in the data)
data_validator	data_validator_disabled	NA	full_year	NO	data_validator=0	same property used for valid and invalid (difference in the data)

**Assumptions**

Category	Name	Applied	Condition	Notes
Parameter	model_xp	none - none	1	This looks like the amount of time it takes to get through to the user before it's checked
Assumptions	full_year	full_year	none - none for (none)	use this for full year conditions for valid/invalid

# Results/Observations

- 15 Status outputs verified
  - 6 bugs found w/69 properties
- No dependency on simulation infrastructure
  - Complementary but completely orthogonal
- Mapping was very useful
  - Low-level capture of low-level relationships
  - Documentation sparse but practical
  - Some outputs “didn’t fit” into formal
- Light on infrastructure
  - Use helper logic only when necessary
  - Keep the *entire* check simple as possible



# Results/Observations

- 15 Status outputs verified
  - 6 bugs found w/69 properties
- No dependency on simulation infrastructure
  - Complementary but completely orthogonal
- Mapping was very useful
  - Low-level capture of low-level relationships
  - Documentation sparse but practical
  - Some outputs “didn’t fit” into formal
- Light on infrastructure
  - Use helper logic only when necessary
  - Keep the *entire* check simple as possible

```
always @(posedge clk)
begin
    // helper logic
end

property p;
    // checker logic
endproperty
assert p;
```

# Lessons Learned

- Assuming checker execution state
  - i.e. Overflow on FIFO full && write

```
task proc_test();  
  repeat (FIFO_FULL_LEVEL) begin  
    @(posedge clk);  
    fifo.write = 1;  
  end  
  
  @(posedge clk);  
  fifo.write = 1;  
  
  @(posedge clk);  
  assert (fifo_overflow);  
endtask
```

Reaching execution  
state procedurally

# Lessons Learned

- Assuming checker execution state
  - i.e. Overflow on FIFO full && write

```
task proc_test();  
  repeat (FIFO_FULL_LEVEL) begin  
    @(posedge clk);  
    fifo.write = 1;  
  end  
  
  @(posedge clk);  
  fifo.write = 1;  
  
  @(posedge clk);  
  assert (fifo_overflow);  
endtask
```

Reaching execution  
state procedurally

```
property proc_overflow;  
  @(posedge clk)  
  fifo.write [*FIFO_FULL_LEVEL] ##1 fifo.write |->  
  1 ##1 fifo_overflow;  
endproperty
```

# Lessons Learned

- Assuming checker execution state
  - i.e. Overflow on FIFO full && write
- State variables > procedures
  - Let the tool figure out how to get there

```
task proc_test();  
  repeat (FIFO_FULL_LEVEL) begin  
    @(posedge clk);  
    fifo.write = 1;  
  end  
  
  @(posedge clk);  
  fifo.write = 1;  
  
  @(posedge clk);  
  assert (fifo_overflow);  
endtask
```

Reaching execution  
state procedurally

```
property proc_overflow;  
  @(posedge clk)  
  fifo.write [*FIFO_FULL_LEVEL] ##1 fifo.write |->  
  1 ##1 fifo_overflow;  
endproperty
```

Assuming  
execution state


```
property decl_overflow;  
  @(posedge clk)  
  fifo.fill_level == FIFO_FULL_LEVEL && fifo.write |->  
  1 ##1 fifo_overflow;  
endproperty
```

# Lessons Learned


- RTL models for performance
  - i.e: multiply vs. pipelined multiply
    - Prove the RTL pipelined multiply in isolation
    - Use an RTL model everywhere else
  - Turned unusably slow into very fast

General recommendation...

- Deep pipelines
- Arithmetic functions
- Fast configurations



Slow



Fast

# Summary

- ~~Because~~ why?
  - Simulation runs run deep
  - Formal is undervalued
- Opportunities for collaborative sim + formal approaches
  - Software status/interrupts are a practical starting point
  - Anywhere low-level checking is feasible

What else is in the paper?

- Simulation vs. Formal in verification thought leadership
- Verilog configurations vs. binding for inserting models
- 4-phase checker template

***Bonus Points!***

- Merging code coverage with sim?