



Bus Trace System: Automating Bus Traffic Debugging in IP-XACT Based SoC

Wonyeong So, Yonghyun Yang, Sun-il Roe, Moonki
Jang, Youngsik Kim, Seonil Brian Choi

SAMSUNG

accellera
SYSTEMS INITIATIVE



Contents

- Introduction
 - Debugging approaches for bus traffics
- Proposed methodology
 - SoC bus navigation
 - Automatically finding debug scope during simulation
- Actual usage example
- Expected application result
- Conclusion
- Questions



Debugging approaches for bus traffics

- Waveform viewing tool provided by EDA vendor
- Relying on experiential knowledge
- Increase debug time corresponding to the complexity of bus architecture

Proposed methodology - SoC bus navigation(1)




- Convert IP-XACT to JSON
 - Utilizing Magillem tool
- Generation bus branch information
 - Bus routing spec file
- Convert UVM register definition system Verilog(SV) file to JSON

Proposed methodology - SoC bus navigation(2)





- Generation raw bus navigation

Converted JSON from IP-XACT




Proposed methodology – SoC bus navigation(3)

- Generation final bus navigation




Proposed methodology - Automatically finding debug scope during simulation (1)

- Connect SV interface at Design Under Test(DUT)




Proposed Methodology - Automatically finding debug scope during simulation (2)

- Simulation with Python script
- Finding cause of abnormal



Proposed Methodology - Automatically finding debug scope during simulation (3)

- Show debugging result to user with problematic bus node






Actual usage example

- Master traversed 11 instances to access the slave, resulting in a bus hang

```
Read burst response timeout
A Read burst has reached a response timeout and was discarded from top.cdn_ps_axi_if_peri_active Monitor.
The last read transfer for this transaction had not been received from the slave after 30000 clock cycles from the start of the address phase.
Timeout burst: kind: INCR address: 0x0010830008 id: 41 len:1 size:WORD access: NORMAL
Title: Read burst response timeout
Expected value:
Actual value:
Debug action: The read response timeout is currently set to 30000 clock cycles.
If this is too short, please increase this value.
Relevant data item: burst-@0331
AMBA AXI Protocol Spec version: 1.0
Section(s): NA

BTS triggering
=====
Execution BTS for read burst timeout
BTS:: Execution Read Timeout Debugger
Problematic Bus Node : top.BLK_NOC.BUS_FABRIC_1
```




```
Navigation for IP_A
"IP_A": {
    "BASE_ADDR": "0x1083_0000",
    "PATH": [
        "/BLK_CPU/.../CPU",
        "/BLK_CPU/.../BUS_FABRIC",
        "/BLK_CPU/.../AXI_SI",
        ...
        "/BLK_NOC/.../BUS_FABRIC_0",
        /BLK_NOC/.../BUS_FABRIC_1,
        "/BLK_NOC/.../BUS_FABRIC_2",
        ...
        "/BLK_A/.../IP_0",
    ],
}
```





Expected application result

- Around 10-12% of all errors can be identified with BTS
- Bugs mainly occurred in the early stages of the project





Conclusion

- Fast debug methodology in the increasingly complex SoC architecture trend
- High debugging proficiency independent of experience
- Achieving quick stabilization of bus integration
- Limitations in relying on IP-XACT

Questions