

# **Formal Verification Framework for Hardware Accelerator Designs**

Kevin Bhensdadiya, Anmol Patel, Anshul Jain, Aarti Gupta {kevin.bhensdadiya, anmol.patel, anshul.jain, aarti.gupta}@intel.com Intel Corporation, India



## **INTRODUCTION (PROBLEM STATEMENT)**

Hardware accelerators (HAs) significantly improve performance in specific computational tasks and often lack detailed specification, posing major challenges in pre-silicon verification phase. The following challenges stand out.

Design complexity	HAs have intricate designs to enhance performance, thus verifying them is a complicated task.		
Concurrent operations	HAs often parallelize tasks which makes it challenging to verify correct behavior.		
Error handling	Detection of erroneous inputs is essential trait of a reliable system. Verifying error detection logic for corner cases can be challenging.		



Multiple threads increase the read throughput from the input buffer.



# CASE STUDY 3 - Tricky situation with decoder

As depicted earlier, LZ77 decoder fetches previously written clear text from memory to decode tokens and has a complex FSM. Verifying data integrity using the decoder as a stand-alone DUT was challenging.

sym wraddr

#### Solution – Symbolic variables

inte

- 1. Store the data output for a symbolic address (sym\_wraddr).
- 2. Track a token whose length and distance require it to fetch data from sym\_wraddr.
- 3. Compare the output for this token, against the data stored earlier.

token starts reading here tok byte tok wraddr token writes sym byte here Memory

sym\_byte

Slicing can sometimes lead to increased implementation complexity. In fact, there exists a trade-off between design and implementation complexity.

[2]



# CASE STUDY 2 – Data Transformation Verification

		← Payload ←						
File I	leader	Chunk 1	Chunk 2		Chunk N	End of File		

Payload verification follows 3 properties as listed below:

- 1. For any random input chunk value, it should consistently decode the same value.
- If consistency breaks, it should flag an error. 2.
- 3. For 2 different input chunks, it should never produce the same output.



## RESULTS

- Slicing, dicing, and stitching offer a potential solution to complexity challenges. However, it introduces implementation complexity, necessitating a careful trade-off.
- The FV setup identified 26+ bugs and achieved 12+ performance enhancements.



- This setup enabled the development of robust hardware accelerators for the next generation.
- Each case study in the paper details an exhaustive method tailored to a specific feature.
- The formal tool's ability to provide concise counterexamples simplified the debugging task.

## REFERENCES

- P. Deutsch, "DEFLATE Compressed Data Format Specification version 1.3", <u>https://tools.ietf.org/html/rfc1951</u>, 1996. Ziv J., Lempel A., "A Universal Algorithm for Sequential Data Compression", IEEE Transactions on Information Theory, Vol. 23, No. 3, pp. 337-343. P. Wolper, "Expressing interesting properties of programs in propositional temporal logic", POPL '86 Proc. of the 13th ACM
- [3] SIGACT-SIGPLAN symposium on Principles of programming languages", pp. 184-193