A UVM Multi-Agent Verification IP architecture to enable Next-Gen protocols with enhanced reusability, controllability and observability

Prathik R – Samsung Semiconductor India R&D, Bangalore Ramesh Madatha – Samsung Semiconductor India R&D, Bangalore Girish Gupta – Samsung Semiconductor India R&D, Bangalore Tony George – Samsung Semiconductor, Inc.



Agenda

- 1. Next Gen Multiplexed Protocols and Verification
- 2. Proposed Architecture using Multi-Agents
- 3. Configurability of the Multi-Agent
- 4. Synchronization between the Multiplexed Protocols
- 5. Debug-ability of the Data/Control Flow in the VIP
- 6. Observation & Results
- 7. Conclusion

Next Gen Multiplexed Protocols and Verification

What are next gen multiplexed protocols?

- Transfer multiple types of semantics
 - By transforming the type of semantic based upon the generation (Ex: PCIe6.0)
 - Or, transfer different semantics in parallel (CXL)
- A layer to maintain the synchronization of traffic via multiplexing and arbitration

Verification requirements:

- ≻Ability to dynamically decide on,
 - Type of semantics to be transferred
 - Need of parallel layers
 - Synchronize the parallel traffic



Proposed Architecture using Multi-Agents



Configurability of the Multi-Agents

- Lower Layer Agent updates the negotiated mode in the common configuration object
- Other Layer Agents can see the updates and control the flow of operation
- One single Object is shared across all the layers In-order to reflect the common configuration dynamically



Code Snippet : Configuration Class



Code Snippet : Provision for dynamic configurability

//VIP environment to create and pass the handle of config class class vip env extends uvm env; `uvm object utils(vip env) //Create all layer agents //Create the vip configuration and pass to all layers and Creating virtual sequencer common i common cfg = configuration vip common config::type id::create("i common cfg"); object vip virtual sqr.i common cfg = i common cfg; uvm config db#(vip common config)::set(this,"i nfm tl agent.*", "vip common config", i common cfg); **Passing the** uvm config db#(vip common config)::set(this,"i fm tl agent.*"," handle to all vip common_config",i_common_cfg); agents and sequencer uvm config db#(vip common config)::set(this,"i cxl mem agent.*" ,"vip common config",i common cfg); //So on for all agents (layers) •••••••••••••••••• endclass

Debug-ability of the Data/Control Flow in the VIP



• Debug Interface enables the user to visualize the flow of packets in waveform and is an effective way of debugging the complex architectures and simple to develop

Code Snippet : Debug interface

//Types of ENUM to represent states in ASCII
typedef ltssm_state_e = {POL, CFG, RECV, L0};
typedef dlcmsm_e = {IDLE, INIT, ACTIVE};
typedef tl_state_e = {form_tlp, drive_tlp, cred_updt};

//Interface definition

endinterface

interface vip debug intf;

ltssm state e i ltssm state;

tl state e i tl state pattern;

dlcmsm e i dlcmsm state;

Interface to track the internal events

```
//Example of event generation for state map
class dlcmsm active state extends dlcmsm state;
    //Trigger the event
     \rightarrowdl active state change;
endclass
//Logic to map the state on to interface
//Interface is passed to the agents
class dl driver extends uvm component;
    //run phase
    virtual task run phase (uvm phase phase);
          //forever loop to block on to the event and update
          forever begin
               @(dl active state change)
               vip dbg intf.i dlcmsm state = ACTIVE;
          end
     endtask
endclass
```

Observation & Results

Features	Traditional	Proposed	Gain/Loss
VIP Development time	6 months	4 months	33%
Issue Resolution (TAT)	2 days	1 day	50%
Test Development	1 month	3 weeks	25%
Validation	5 months	4 months	20%
Coverage	2 months	5 weeks	40%

Conclusion

- The motivation for this paper is to analyze and conclude on a Verification IP Architecture which provides full-fledged control without compromising on the simplicity of model development.
- Dynamically modifiable functionality of all layers along with complex test scenario generation is achieved using this methodology.
- The proposed architecture has been deployed for live verification project on PCIe6.0 and CXL2.0 protocols.

Thank You