CONFERENCE AND EXHIBITION

#### UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Migrating from UVM to UVM-AMS

Accellera UVM-AMS Working Group Tom Fitzpatrick, Siemens EDA, UVM-AMS WG Chair Abhijit Madhu Kumar, Cadence Design Systems accellera



e tar e re i e ar e e

© Accellera Systems Initiative

#### UVM-AMS WG Member Companies

- Cadence
- NXP
- Qualcomm
- Renesas
- Siemens
- Synopsys
- Texas Instruments





#### What Are We Trying to Do?

- Define a way to extend UVM to AMS/DMS
  - Modular, reusable testbench components
  - Sequence-based stimulus
  - Take advantage of UVM infrastructure as much as possible
- Reuse as much UVM as possible as DUT is refined from digital to AMS
  - Use extension/factory as much as possible
  - Support UVM architecture for DMS/AMS DUT from the start
- Define standard architecture for D/AMS interaction
  - Minimize traffic across boundary
  - Enable development of D/AMS VIP libraries & ecosystem





#### Classical UVM Example







## Terminology

- Analog Mixed-Signal (AMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs as a cosimulation of digital + analog (electrical) solvers
- Digital Mixed-Signal (DMS) simulation and verification refers to systems that can simulate/verify analog/mixed-signal designs within a discrete event-driven solver as digital (logic) and real number models





#### Requirements

- Minimal changes to UVC to add AMS capabilities (driver, monitor, sequence item) that can be applied using set\_type\_override\_by\_type
- Define analog behavior based on a set of parameters defined in a sequence item and generate that analog signal using an analog resource (MS Bridge)
- Measure the properties of the analog signal, return them to a monitor, and package those properties into a sequence item
- Drive and monitor configurations, controlled by dedicated sequence items and support easy integration into multi-channel test sequences
- Controls can also be set by way of constraints for pre-run configurations.
- Collect/check coverage in the monitor based on property values returned from analog resource or add checkers in analog resource







#### UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

# Now the Real Work Begins

Abhijit Madhu Kumar, Cadence Design Systems



## Generating/Driving Continuous Analog Signals

- An analog signal that is not simple DC or a slow changing signal, needs to be a periodic waveform like a sine wave or a sawtooth, or some composition of such sources.
- For example, a signal generator for a sine wave can be controlled by four control values determining the freq(λ), phase(Φ), amplitude(A), and DC bias(v) of the generated signal.





- A UVM sequence\_item contains fields for all the control parameters.
- The driver converts the transaction to a setting for the signal generator.





## Overall UVM-AMS Methodology



- MS Bridge is the proposed layer that sits between the UVC and the (A)MS DUT
- MS Bridge is a SV module that consists of a proxy API, SV interface, and an analog resource module
- The 'proxy' is an API that conveys analog attributes between the UVC and the MS Bridge
- The SV 'intf' passes digital/discrete signal values (logic, real, nettype/RNM) between UVC and MS Bridge
- Both 'proxy' and 'intf' can be used together or individually
- The analog resource (SV, Verilog or Verilog-AMS)
  - Communication layer between intf/proxy and the ports of DUT
  - Uses the analog attributes from proxy to generate continuously changing values (e.g. ramping voltage supply, electrically modeling drive strengths or cap/res loading, etc.)





#### **UVM-AMS** Analog Resource



- MS testbench may require the behavior and presence of analog components that a typical UVM-RTL testbench could not include. These could be:
  - Capacitors, Resistors, Inductors, Diodes, current/voltage sources etc. Or a complex passive network for multiple DUT pins.
  - A piece of Verilog-AMS code
  - Such components will be used to model the analog behavior of PADs, lossy transmission lines, loads/impedances, or any other voltage/current conditioning required to accurately model the signals connecting to the ports of DUT
  - Those components can be placed inside the analog resource to be controlled by proxy.





#### **UVM-AMS** Analog Resource



- Proxy is an API used to interact with analog resource to perform the following
  - Push / pull electrical values such as voltage, current, component values.
  - Event generation
  - Arbitrary sampling of a continuous signal to update a variable in the proxy.
- The analog resource would have the same number of ports as the DUT for a one-to-one connectivity between the ports of analog resource and the DUT
- The API between the bridge and the analog resource must support Verilog-AMS language constructs to support all possible analog resource views (VAMS, SV, etc.)





Proxy "hook-up"



```
end ____
```

endmodule





Proxy  $\leftarrow \rightarrow$  Analog Resource







#### Frequency\_Adapter DUT







#### UVM TB – add analog capability



2023

#### Freq\_adapter Waveforms







# Model of Frequency Adapter Ports in SV

```
module freq_adapter (
   output logic CLKOUT_P,CLKOUT_N; // differential output
   input logic CLK_IN; // clock input
   input logic en_mux, [1:0] sel_mux; // register control
   input logic [7:0] pw_adj, [1:0] sr_adj, ampl_adj;
);
```







# Model of Frequency Adapter Ports in SV RNM



RNM uses event solver so just need to convert logic to real voltage





# Model of Frequency Adapter Ports in VAMS







# Analog Resource for SV-RNM/VAMS

- Automatically inserted Connect Modules (CM) converts logic signal values to SV-RNM or electrical equivalents (depending on the DUT)
  - Simple to use but many non-standard requirements such as supply connection, DRS, etc.
  - No fine control on the analog resources 'electrical' interface
  - No changes required to UVM driver



SYSTEMS INITIATIVE



# Analog Resource for VAMS

Option 2

- User generated code for L2E converts logic signal values to electrical equivalents
  - Proxy used to pass supply value used by analog resource to determine voltage value of logic 1
  - Same UVC/MS Bridge with VAMS analog resource for electrical signals and RNM analog resource for RNM signals
  - Requires new functionality in UVM driver to access proxy and generate values







# Analog Resource for VAMS

Option 3

- Analog resource uses proxy attributes to generate analog signal algorithmically
  - Proxy used to pass attributes that define type and shape of analog signal
  - Same UVC/MS Bridge with VAMS analog resource for electrical signals and RNM analog resource for RNM signals
  - Requires override of UVM driver and sequence item to change functionality from driving signals to passing values through proxy







UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

# Example Walk-through

UVM digital to UVM-AMS



#### Steps

- Create Bridge module
  - Contains Analog Resource, Interface, and Proxy (optional)
- Extend classes for Driver, Monitor, and Sequence Item
  - Use set\_type\_override\_by\_type to use extended classes
- Create Proxy class if needed





#### analog\_clk\_bridge

```
module osc bridge ( input osc clk, output osc clk p, osc clk n 26
     import osc pkg::*;
                                                                   27
                                                                   28
 6
     class proxy extends osc bridge proxy;
                                                                   29
       function void config_wave(input real ampl, bias, freq, ena 30
         core.ampl in = ampl;
                                                                   31
         core.bias in = bias;
 9
                                                                   32
         core.freq in = freq;
10
                                                                   33
         core.enable = enable;
11
                                                                   34
12
       endfunction
                                                                   35
       //Signals to send to core sampler
13
                                                                   36
14
       real delay in;
15
       int
              duration in:
                                                                   37
              sampling do;
16
       bit
                                                                   38
17
       //Measurements to send up reported values to monitor
                                                                   39
             sampling done;
18
       real
                                                                   40
19
       real
             ampl out;
                                                                   41
20
       real
             bias out;
                                                                   42
21
       real
             freq out;
                                                                   43
22
     endclass
                                                                   44
23
     proxy bridge proxy = new();
24
```

SYSTEMS INITIATIVE

```
always @(bridge_proxy.delay_in, bridge_proxy.duration_in,
    core.delay_in = bridge_proxy.delay_in;
    core.duration_in = bridge_proxy.duration_in;
    core.sampling_do = bridge_proxy.sampling_do;
end
```

```
always_comb begin
```

```
bridge_proxy.sampling_done = core.sampling_done;
bridge_proxy.ampl_out = core.ampl_out;
bridge_proxy.bias_out = core.bias_out;
bridge_proxy.freq_out = core.freq_out;
```

```
end
```

```
osc_bridge_core #(.diff_sel(diff_sel)) core (
    .osc_clk(osc_clk),
    .osc_clk_p(osc_clk_p),
    .osc_clk_n(osc_clk_n)
    );
```

```
45 endmodule
```



#### analog\_clk\_driver иvм

SYSTEMS INITIATIVE

```
class osc driver extends uvm driver #(osc transaction);
                                                                                  8 class osc ms driver extends osc driver;
     // The virtual interface used to drive and view HDL signals.
                                                                                      protected osc bridge proxy bridge proxy;
                                                                                 99
 8
                                                                                100
     virtual interface osc if vif;
 9
                                                                                101
                                                                                      osc ms transaction ms req;
10
                                                                                102
     // period of the generated clock
11
                                                                                      `uvm component utils(osc ms driver)
                                                                                103
12
     real period;
                                                                                104
13
                                                                                     function new (string name, uvm component parent);
                                                                                105
14
     // component macro
                                                                                106
                                                                                        super.new(name, parent);
                                                                                      endfunction : new
15
      uvm component utils begin(osc driver)
                                                                                107
                                                                                108
16
        uvm field real(period, UVM ALL ON)
                                                                                     virtual function void build phase(uvm phase phase);
                                                                                109
      `uvm component utils end
17
                                                                                        super.build phase(phase);
                                                                                110
18
                                                                                111
                                                                                       if(!uvm config db#(osc bridge proxy)::get(this,"","bridge proxy",bridge proxy))
19
     function new (string name, uvm component parent);
                                                                                112
                                                                                          `uvm error(get type name(), "bridge proxy not configured");
20
       super.new(name, parent);
                                                                                113
                                                                                      endrunction
21
     endfunction : new
                                                                                114
                                                                                      task get and drive();
                                                                                115
22
                                                                                        forever begin
                                                                                116
     virtual function void build phase(uvm phase phase);
23
                                                                                117
                                                                                          seq item port.get next item(req);
       super.build phase(phase);
24
                                                                                118
                                                                                         $cast(ms req,req);
25
     endfunction
                                                                                         drive transaction(ms req);
                                                                                119
26
                                                                                         seq item port.item done();
                                                                                120
27
     function void connect phase(uvm phase phase);
                                                                                121
                                                                                          fork
       if (!uvm config db#(virtual osc if)::get(this,"","vif", vif))
28
                                                                                122
                                                                                            #(20*1ns); //Time for transaction
                                                                                           begin : sample thread
          `uvm error("NOVIF",{"virtual interface must be set for: ",get fu123
29
                                                                                124
                                                                                             #(lns) bridge proxy.sampling do = 1;
     endfunction: connect phase
30
                                                                                125
                                                                                             #(lns) bridge proxy.sampling do = 0;
31
                                                                                126
                                                                                            end
32
     task run phase(uvm phase phase);
                                                                                         join
                                                                                127
33
            get and drive();
                                                                                128
                                                                                        end
34
     endtask : run phase
                                                                                      endtask : get and drive
                                                                                129
                                                                                                                                               DESIGN AND VERIFICATION
                                                                                                                                               CONFERENCE AND EXHIBITION
```

**UVM-AMS** 

#### analog\_clk\_trans иvм

```
7 class osc transaction extends uvm sequence item;
     rand real freq; // frequency of input clock
8
9
10
     `uvm object utils begin(osc transaction)
       `uvm field real(freq, UVM ALL ON)
11
     `uvm object utils end
12
13
14
     function new (string name = "osc transaction");
15
       super.new(name);
16
     endfunction : new
17
     constraint freq c { freq inside {625, 1250, 2500}; }
18
19
20 endclass : osc transaction
```

SYSTEMS INITIATIVE

#### **UVM-AMS**

38 class osc ms transaction extends osc transaction; // Bridge Proxy fields 40 41 rand real ampl; //rand real freq; // already exists in base class 42 rand real bias; 43 rand real period; 44 45 rand bit enable; 46 rand real delay; //Delay in ns 47 rand int duration; 48 49 50 real measured ampl; real measured bias; 51 52 real measured freq; 53 54 constraint default drive trans c { 55 freq > 5e8; 56 freq < 1e9;57 ampl > 0;58 ampl < 1.65; 59 bias inside {[-0.5:0.5]}; enable dist { 1'b0 := 1 , 1'b1 := 5 }; 60 61 62 constraint default measurement trans c { 63 duration > 20; duration < 32; 64 delay > 0.0; 65 delay < 1.0; 66 67



# analog clk tb

#### UVM



freq detector.agent.monitor.item collected port.connect(freq adpt sb.sb osc det); endfunction : connect phase 

35 endclass : freq adpt tb





CONFERENCE AND EXHIBITION

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Demo





#### UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

# UVM Messaging



## Messages for Debug and Error Reporting

- Debugging activity inside a large environment with many UVCs is critical.
- Need to report:
  - Errors
  - Debug
  - Progress
- Messages need to be categorized via severity:
  - Fatal, Error, Warning, Info
- Need to link actions with messages
  - Stop simulation on fatal or after four errors
  - Summarize number of messages reported
- Need a different mechanism than simulator messages to avoid filtering effects





#### UVM Messaging System







### UVM Messaging from Analog Resource

- UVM Reporting macros not supported in Verilog-AMS modules.
- Take advantage of up-scoping to provide solution. (1364-2001 LRM)
- `include "uvm\_ams.vamsh" in Verilog-AMS file (analog resource)
  - localparams to define UVM Verbosity levels as integers to match UVM enum
- `include "uvm\_ams.svh" in SV file (MS Bridge)
  - Void functions that wrap `uvm\_\*() reporting macros into functions of the same name
- Within a digital block of a Verilog-AMS file users call; uvm\_[info|warning|error|fatal](...)
  - Up scoping means it find the function in the MS Bridge file
- Within analog block, many solutions so here is one (calling of digital functions not allowed)
  - Set string value and toggle integer
  - Use absdelta to trigger on toggle and read string to call up-scoping function





#### UVM Message – Analog block

#### VAMS

localparam string uvm\_path = \$sformat(uvm\_path,"%m"); localparam string message = \$sformat("The Current is above the threshold @ %eA",I\_PLUS); uvm\_info(P\_\_TYPE,message,UVM\_MEDIUM,uvm\_path);

#### SV Bridge

function void uvm\_info(string id, string message, int verbosity\_level, string uvm\_path); `uvm\_info\_context(id,message,uvm\_verbosity'(verbosity\_level),uvm\_root::get().find(uvm\_path)) endfunction: uvm\_info

- Hold UVM component hierarchy path string in proxy class via get\_full\_name()
- Use \*\_context reporting macros to direct message to relevant component

UVM\_INFO ../../include/uvm\_ams.svh(26) @ 52001.098068ns: uvm\_test\_top.env.v\_agent [i\_bridge] The Current is above the threshold @ 1.178812e+00A





#### Conclusions

- There is a need for more advanced, standard methodologies for scalable, reusable and metric-driven mixed-signal (AMS/DMS) verification
- The UVM-AMS proposal addresses the gaps in current verification methodology standards
- Extend UVM class-based approach to seamlessly support the modulebased approach (MS Bridge) needed for mixed-signal verification
  - Targeting analog/mixed-signal contents (RNM, electrical/SPICE)
  - Application and extension of existing UVM concepts and components
    - Sequencer, Driver, Monitor
    - MS Bridge / Analog resources
    - UVM Messaging System





#### 2023 DESIGN AND VERIFICATION M DVCCONFERENCE AND EXHIBITION

#### **UNITED STATES**

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Questions?

