2023 DESIGN AND VERIFICATION TO DVCCONFERENCE AND EXHIBITION

UNITED STATES

SAN JOSE, CA, USA FEBRUARY 27-MARCH 2, 2023

Automated Modeling Testbench Methodology Tested with four Types of PLL Models

Jun Yan, Josh Baylor Renesas Electronics

SYSTEMS



Agenda

- Modeling scope
- General modeling strategy
- PLL used in our experiment
- 4 types of PLL models
- Automated modeling testbench creation
- Testbench stimulus (STIM_HW, STIM_SW)
- Simulation results, comparison and conclusion





Modeling scope

- Purpose
 - Verify the concept of architecture before design is ready.
 - Improve simulation speed with behavior to emulate design.
 - Verify connectivity of design.
- Type of models
 - Analog: VerilogA/VerilogAMS
 - Discrete: Verilog
 - Real-number: SystemVerilog
 - EEnet
 - wreal

EEnet is a SystemVerilog User Defined Nettype provided by Cadence to emulate V/I/R impedance behavior in DMS simulation.

- Can model switching behavior for PLL/switching regulator.
- It is fast since it is run with DMS.



General modeling strategy

Analog heavy device: PMIC

- DV focus: verify analog design with AMS simulation
- Model switching blocks with AMS models



Digital heavy device: SerDes/VSP(Video Signal Processing)

- DV focus: verify digital design with DMS simulation
- Model all analog blocks with RNM models







PLL modeling in VSP

Models to choose

- AMS model with VerilogAMS
- RNM model with SystemVerilog
 - Close-loop model without EEnet
 - Close-loop model with EEnet
 - Open-loop model



- Use the right/wrong modeling strategy can affect verification efficiency significantly.
- Different voices to support the use of all 4 types of models are heard within the team before the experiment.

How to evaluate models?

- Features included
- Development difficulty
- Change to schematic
- Accuracy of model
- Simulation speed.



PLL used in our experiment



SYSTEMS INITIATIVE

Pin name	Domain	Direction	Function	
DVDD_12	Analog	inout	Digital 1.2V supply	
DVSS_12	Analog	inout	Digital ground	
AVDD_33	Analog	inout	Analog 3.3V supply	
AVSS_33	Analog	inout	Analog ground	
In100u_bg[1:0]	Analog	inout	Bias current: 100uA	
REF	Digital	input	Reference clock: 71.4MHz	
RESET	Digital	input	Reset control	
PD	Digital	input	Power down control	
CP_SEL[1:0]	Digital	input	Select charge pump current	
VCO_HD	Digital	output	PLL output: 7x input frequency	
PLL_LOCK	Digital	output	Indicate if PLL has locked	



Model examples

Next, we'll describe the four examples:

- Open-loop real number model
- Closed-loop real number model
- VerilogAMS model
- Closed-loop real number model with EEnet





Open-loop Real Number Model

- Model entire PLL without knowing the design implementation.
- Measures input REF clock frequency with \$realtime
- Calculates output frequency and then drive the output with a variable delay
- PLL settling response is not modeled

SYSTEMS INITIATIVE



33	<pre>real time1, time2;</pre>	
34	real period5x, period;	
35	real freq;	
36	int acc_cnt;	
37		
38	initial begin	
39	acc_cnt =0;	
40	period5x = 0;	
41	time1 = 0;	
42	time 2 = 0;	
43	end	
44	always @(nosodae DEE) hearin	
45	time2 - time1:	
40	timel = \$realtime:	
48	if $(\text{time}) = 0.66 \text{ acc ont } < 5)$ period5y = period5y = time] = time?	
49	are out = are out + $\frac{1}{12}$	
50	if (acc cnt = 5) begin	
51	period = period5x / 5.0	
52	acc cnt = 0:	
53	period5x = 0:	
54	freg = 1.0/period:	
55	end	
56	end	
57		
58	int fb div=7;	
59		
60	reg clk_gen;	
61	initial begin	
62	clk_gen = 1'b0;	
63	end	
64		
65	event sync;	
66	always @(posedge REF) -> sync;	
67		
68	int 1;	
69	always @(sync) begin	
70	clk_gen = 1'b1;	
71	tor (1=0; 1 <td)="" *="" 1="1+1" 2-1;="" begin<="" div="" td=""></td>	
12	case(1)	
13	0: DIV_REF=1;	
74	0: DIV_REF=0;	
75	endcase	
70	# (period/(ib_div + 2)) cik_gen = icik_gen;	
70	and	
79	citu	
15		





Closed-loop RNM model

- PLL level schematic needs to be revised for modeling. Combines charge-pump, filter and VCO into a single RNM model block.
- Create a fixed frequency clock named "timeout".
- At each "timeout" clock edge, re-evaluate the math equations between capacitor charge, voltage and time based on PFD output "up" and "dn" signals.



always	#(timeout_length) timeout	t = ~time	<pre>eout*(~pd)*(rstb); // gate timeout on power-down and resetb</pre>	
always (ys @(up,dn,vcoclk,timeout) begin			
	$R1_v = C2_v - C1_v;$			
	<pre>casex({state,timeout})</pre>		C2_dv = (C1_v - C2_v)*(1-exp(-(\$abstime - tlastevent)/(R1*C2))); C2_v = C2_v + C2_dv; C1_v = C1_v - C2_dv*C2/C1;	
	3'b01x: begin	end	<pre>tlastevent = \$abstime;</pre>	
		and	<pre>C1_v = C1_v + (\$abstime - tlastevent)*(R1_v/R1)/C1; C2_v = C2_v - (Icp+R1_v/R1)/C2*(\$abstime - tlastevent); tlastevent = \$abstime;</pre>	
	3'b10x: begin	end	<pre>C1_v = C1_v + (\$abstime - tlastevent)*(R1_v/R1)/C1; C2_v = C2_v + (Icp-R1_v/R1)/C2*(\$abstime - tlastevent); tlastevent = \$abstime;</pre>	
	3'bllx: begin	end	<pre>C2_dv = (C1_v - C2_v)*(1-exp(-(\$abstime - tlastevent)/(R1*C2))); C2_v = C2_v + C2_dv; C1_v = C1_v - C2_dv*C2/C1; tlastevent = \$abstime;</pre>	
	endcase	end		
end	C1_v = C1_v<0 ? 0 : C1_v C2_v = C2_v<0 ? 0 : C2_v vctrl = C2_v; state = {up,dn};	v>vsupply v>vsupply	<pre>y ? vsupply : C1_v; //clamp cap voltage to supply y ? vsupply : C2_v; //clamp cap voltage to supply</pre>	





Verilog-AMS model

- Charge pump, loop filter and VCO are modeled separately. PLL model level schematic remained the same for AMS model.
- Pre-developed reuse-ips such as current source, capacitor and resistor are building blocks for the models.

	1 `include "constants.vams" 2 `include "disciplines.vams" 3		
se-ip ams modules	<pre>4 module chargepump (up, dn, avdd, avss, out); 5 6 `define dig_sns (* integer supplySensitivity = "avdd";\ 7</pre>	28 29 30	<pre>always@(*) begin if ((-pwr_ok) (up&dn)) begin I_UP.value = 0.0; I_DN.value = 0.0;</pre>
avdd	<pre>8 input avdd; electrical avdd; input avss; electrical avs 9 input `dig_sns up; wire up; 10 input `dig_sns dn; wire dn; 11 output out electrical out;</pre>	31 32 33 34	end else if (up == 1'bl) begin I_UP.value = i_cp; I_DN.value = 0.0; end
	12 13 reg avdd_ok = 1; reg avss_ok = 1; 14 real i_cp = 100; 15 vite num off	35 36 37	<pre>else if (dn == 1'b1) begin I_UP.value = 0.0; I_DN.value = i_cp; end class begin</pre>
out	15 wire pwr_ok; 16 17 assign pwr_ok = avdd_ok & avss_ok; 18	38 39 40 41	<pre>else begin I_UP.value = 0.0; I_DN.value = 0.0; end end</pre>
\bigcirc	<pre>19 initial begin 20 I_UP.t_trans = 1n; I_DN.t_trans = 1n; 21 end 22</pre>	42 43 44	analog_clock X_CLK (); src_cur_clamp I_UP (avdd, out);
avss	23 always@(X_CLK.clk) begin 24 avdd_ok = ((V(avdd) < 1.6) && (V(avdd) > 0.8))? 1:0; 25 avs_ok = ((V(avss) < 0.1) && (V(avss) > -0.1))? 1:0; 26 end end -0.1)?	45 / 46 47 48	endmodule





Highlighted: reu

up →

dn →

1	include "constants.vams"
2	include "disciplines.vams"
3	
4 r	nodule loop filter (avss, dvdd, dvss, pd, reset, vctrl);
5	
6	<pre>`define dig sns (* integer supplySensitivity = "dydd":\</pre>
7	<pre>integer groundSensitivity = "dyss": *)</pre>
8	
9	input vctrl; electrical vctrl;
10	input dvss; electrical dvss;
11	input avss; electrical avss;
12	input dvdd; electrical dvdd;
13	
14	input `dig sns reset; wire reset;
15	input `dig sns pd; wire pd;
16	
17	electrical net rc;
18	-
19	always@(*) begin
20	if (pd/reset) SW RC.close;
21	else SW RC.open;
22	end
23	
24	<pre>res_vams #(.value(1.526k)) R1 (vctrl, net_rc);</pre>
25	<pre>cap_vams #(.value(476p)) C1 (net_rc, avss);</pre>
26	<pre>cap_vams #(.value(3.52p)) C2 (vctrl, avss);</pre>
27	<pre>switch_vams #(.init_state(1),.ron(0.01),.roff(1G)) SW_RC (net_rc, dvss);</pre>
28 6	endmodule





Closed-loop RNM EEnet model

- Charge pump, loop filter and VCO are modeled separately. PLL model level schematic remained the same for AMS model.
- EEnet package components such as capacitor (CapGeq) used as the building blocks for the models.



8 module chargepump (up, dn, avdd, avss, out); 9 10 input wreal4state avdd 11 input wreal4state avss 12 input up 13 input dn 14 input pdb 15 output EEnet out 16 17 reg timeout=0; always #(5ns) timeout = ~timeout; 18 19 **assign** avdd ok = ((avdd < 1.6) && (avdd > 0.8))? 1:0; 20 **assign** avss ok = ((avss < 0.1) & (avss > -0.1))? 1:0; 21 assign i10u ok = ((i10u < 12e-6) && (i10u > 8e-6))? 1:0; 22 assign pwr ok = avdd ok & avss ok 23 assign int en = pwr ok & pdb 24 25 real vmid, rout, iout 26 27 initial begin 28 iout = 29 vmid = `wrealZState 30 rout = `wrealZState; 31 32 33 always @(up,dn, int en, timeout) begin 34 **if**(int en) **begin** 35 **if** ((up < dn) && (out.V <= 0.0)) iout = 0.0; 36 **else** iout = up*10e-6 - dn*10e-6; 37 end 38 else iout = 0.0; 39 end 40 41 assign out = '{vmid, iout, rout} 42 endmodule 1 import cds rnm pkg::*;

2 import EE pkg::*; module loop filter (avss, dvdd, dvss, pd, reset, vctrl); input EEnet vctrl input wreal4state dvdd input wreal4state dvss input pd input reset 10 11 12 assign dvdd ok = ((dvdd < 1.6) && (dvdd > 0.8))? 1:0; // 1.2Vassign dvss ok = ((dvss < 0.1) & (dvss > -0.1))? 1:0; // OV 13 14 assign pwr ok = dvdd ok & dvss ok 15 assign int_en = pwr_ok & (~pd) & (~reset); 16 17 CapGeg #(.c(476e-12), .tinc(5e-9), .rs(1.526e+3)) filtcap1(vctrl) 18 CapGeq #(.c(3.52e-12), .tinc(5e-9)) filtcap2(vctrl); 19 endmodule



Automated modeling testbench creation

- Config spreadsheet: specify setup info such as Cadence library path and design blocks (DUTs) names.
- Automation (SKILL):
 - Extract DUT pins from Cadence symbol.
 - Create stimulus module template
 - Create testbench



Common approach, suitable for DUT schematic run with fast speed.







Automated modeling testbench creation



STIM_HW:

- Stimulus hardware module
- Contain hardware components such as voltage drivers, capacitors, resistors, switches to emulate silicon validation PCB board.
- Ports one to one map to DUT
- In VerilogAMS

STIM_SW:

- Stimulus software module
- Use test sequence to control STIM_HW components by calling the tasks defined in those components
- No ports
- In SystemVerilog

Next: details about two modules

Module template such as ports declaration is automated, but content of the module still need to be hand edited.



STIM_HW

Challenge: how to choose the right drivers for different models.

Method 1: use same AMS drivers for AMS/RNM models +							
CM	CM Connect modules with direct short						
CM Connect modules with E2R, E2L conversion							
	Schematic AMS drivers CM PLL (Schematic)						
	AMS model AMS drivers CM PLL (AMS model)						
	RNM model AMS drivers CM PLL (RNM models)						
Method 2: us	Method 2: use different AMS/digital drivers for different						
models (used	in the paper)						
	Schematic AMS drivers PLL (Schematic)						
	AMS model AMS drivers PLL (AMS model)						
	RNM model Digital drivers → PLL (RNM models)						

Solution with method 2







STIM_HW

AMS drivers

- Drive analog signal: AMS modules (voltage/current driver)
- Drive digital signal: Set on "reg" and assign to "wire" + supply sensitivity



Digital drivers

- Drive analog signal: SystemVerilog modules (wreal driver)
- Drive digital signal: Set on "reg" and assign to "wire"

65	<pre>wreal_driver V_AVDD_33 (AVDD_33);</pre>
66	<pre>wreal_driver V_DVDD_12 (DVDD_12);</pre>
67	<pre>wreal_driver I_in100u_bg_1 (in100u_bg[1]);</pre>
68	<pre>wreal_driver I_in100u_bg_0 (in100u_bg[0]);</pre>
69	
70	<pre>reg [1:0] CP_SEL_dig = 2'b00;</pre>
71	<pre>assign CP_SEL[1:0]=CP_SEL_dig[1:0];</pre>
72	<pre>reg PD_dig = 1'b0;</pre>
73	assign PD=PD_dig;
74	<pre>reg REF_dig = 1'b0;</pre>
75	<pre>assign REF=REF_dig;</pre>
76	<pre>reg RESET_dig = 1'b0;</pre>
77	<pre>assign RESET=RESET_dig;</pre>



STIM_SW

- STIM_SW is shared between AMS drivers and digital drivers
 - Same tasks name/arguments for corresponding driver modules such as volt_driver(AMS) and wreal_driver(digital): such as "setv" with arguments of "value" and "ramptime"
 - Same instance name for corresponding drivers used in AMS/digital: such as V_AVDD_33, I_in100u_bg_0

```
9 module STIM SW PLL();
10
11 reg ena ref=0;
12 real freq = 75e+6;
13 real t period
14
15 initial begin
     t period = 1.0/freg
17
18
      `log("Ramp supplies");
19
      `STIM HW.V AVDD 33.setv(.value(3.3), .ramptime(10e-6));
20
      `STIM HW.V DVDD 12.setv(.value(1.2), .ramptime(10e-6));
21
      `STIM HW.I in100u bg 0.seti(.value(10e-6), .ramptime(10e-6));
22
      `STIM HW.I in100u bg 1.seti(.value(10e-6), .ramptime(10e-6));
23
24
     `log("Set logic input");
25
     `STIM HW.CP SEL dig[1:0]=2'b01;
26
      `STIM HW.PD dig=1'b0;
27
      `STIM HW.RESET dig=1'b0;
28
29
     `log("Enable REF clock");
30
     ena ref=1'b1;
31
     #(30us);
32
33
    $finish;
34 end
35
36 always @(ena ref) begin
37
      if (ena ref) begin
38
        forever #(t period/2) `STIM HW.REF dig = ~`STIM HW.REF dig;
39
      end
40
      else `STIM HW.REF dig = 0;
41 end
42 endmodule
```





Output monitoring

- Monitors (written in SV): take the real type input and measure min/max/peak to peak.
- For RNM, monitors can be connected directly to PLL output.
- For AMS model, A2D conversion is needed to:
 - Method 1: use absdelta function for each electrical output (commonly used)
 - Method 2: use analog_clock to sample each electrical output. (used in this paper)



`include "disciplines.vams" module analog clock(); real clk a; reg clk = 1'b0;always @(absdelta(clk a, 10m, 10p, 1m)) begin 8 9 if ((clk a == 1.0) || (clk a == 0.0)) begin 10 clk = -clk11 end 12 end 13 14 analog begin 15 clk a = 1.0 - clk a 16 end 17

18 endmodul

"clk" created in analog_clock module align with all analog time steps. Use "clk" to sample electrical signals.

- 1. High accuracy of data conversion
- Doesn't slow down in the simulation Since no extra analog time steps are added.







Simulation results

- Use VCO control signal to compare accuracy of three closed-loop models.
- The overlay view shows the three models correlate very well between each other.



VCO control voltage





Simulation results

• Complete comparison for 4 models. (rating: high, medium, low)

Winner of models for heavy digital simulation.

	AMS model	Open-loop RNM	Closed-loop RNM	Closed-loop RNM with EENet
Development difficulty	Difficult (deal with	Easy	Difficult (deal with	Medium
	convergence issue and slow		mathematical equation)	
	sim optimization)			
Change to schematic	No change	Yes, combine all blocks into	Yes, combine charge pump,	No change
		one model file	loop filter.	
Accuracy	Highest	Lowest	High	High
Sim time in individual	14 min (can be reduced based	~1 second	~1 second	~1 second
testbench	on optimization)			
Sim time in a top-level	Not tested	16 min 10 s (bench mark)	22 min 18s	21 min 35s
verification test: process				
several video frames				





Conclusion

- We are proposing a way to automate the modeling testbench creation.
- We talk about how we create models and stimulus modules, and we compare models from different angles.
- For heavy digital verification, we choose closed-loop RNM EEnet model because:
 - Fast simulation.
 - Accurate: fully model PLL settling response and configuration through control ports.
 - No need to modify PLL schematic to create the model. Design connectivity can be verified.
 - Not difficult to create by using EEnet package provided by Cadence.





Questions

- Thanks for attending today's presentation!
- Any questions?



