

Arithmetic Overflow Verification using Formal LINT

Kaiwen Chin, Esra Sahin Basaran, Kranthi Pamarthi

Renesas Electronics



Arithmetic Overflow Verification Challenge

- Arithmetic overflow verification:
 - Unsigned arithmetic Signed arithmetic
- Traditional methods can be inefficient:
 - Dynamic simulation: Hard to be exhaustive
 - · Structural LINT: Lots of false negatives
- Formal LINT = Structural LINT + Formal capability Auto-generated SystemVerilog Assertions for Formal Verification
- Formal LINT looks promising
 - But...
 - The paper provides its prerequisite

Arithmetic Logic Category

- Unsigned Logic
 - The design implements unsigned arithmetic
 - No "signed" keyword
 - Part select syntax could be used for readability
 - Manual "zero-padding" at MSBs could be used for readability
- Example

```
• Example
wire [3:0] FUL_U1A, FUL_U1B; // Variables are intended to be unsigned.
wire [4:0] Y_U1A = FUL_U1A + FUL_U1B;
wire [4:0] Y_U1B = FUL_U1A[3:0] + FUL_U1B[3:0];
wire [4:0] Y_U1C = [1'h0,FUL_U1A[3:0]] + {1'b0,FUL_U1B[3:0]};
wire [4:0] Y_U1D = [1'b0,FUL_U1A] + {1'b0,FUL_U1B};
```

Arithmetic Logic Category (cont'd)

- Implicit Signed Logic
 - · The design implements signed arithmetic
 - No "signed" keyword. Variable signedness is implied by its consuming logic.
 - $m{\gamma}$ Manual sign-extension for implicit signed variable must be used for correctness
 - Part-select syntax could be used for readability
 - Manual zero-padding at MSBs could be used for readability (for unsigned variables)
- •/Example wire [3:0] FUL_UIA; // Variable is intended to be unsigned.
 wire [3:0] FUL_SIB; // Variable is intended to be signed but not declared explicitly.
 wire [4:0] Y_SIA = FUL_UIA + (FUL_SIB[3], FUL_SIB);
 wire [4:0] Y_SIB = {1'b0, FUL_UIA} + (FUL_SIB[3], FUL_SIB[3], FUL_SIB[3:0]);
 wire [4:0] Y_SIC = {1'b0, FUL_UIA[3:0]} + (FUL_SIB[3], FUL_SIB[3:0]);
- Explicit Signed Logic
 - · The design implements signed arithmetic
 - Signed variables are declared using "signed" keyword
 - No part-select syntax for explicit signed variables
 - No manual sign-extension for explicit signed variables

```
wre [3:0] FUL_UIA; // Variable is intended to be unsigned.
whre [3:0] FUL_UIB; // Variable is intended to be unsigned.
wire signed [3:0] FUL_SIC; // Variable is intended to be signed and declared explicitly.
whre signed [3:0] FUL_SID; // Variable is intended to be signed and declared explicitly.
wire signed [4:0] Y_SIA = FUL_UIA + FUL_UIB;
wire signed [4:0] Y_SIB = FUL_SIC + FUL_SID;
```

Formal LINT for Unsigned Logic

• Formal LINT proves Y_U3A has no overflow issue.

```
output [3:0] Y U3A;
input [3:0] FŪL U1A, FUL U1B;
wire [3:0] HLF_U1A = (FŪL U1A > 7) ? 7 : FUL_U1A;
wire [3:0] HLF_U1B = (FŪL U1B > 7) ? 7 : FUL_U1B;
assign Y_U3A = HLF_U1A + HLF_U1B;
```

Formal LINT for Explicit Signed Logic

• Formal LINT proves Y_S3F has no overflow issue.

```
output signed [3:0] Y S3F;
input signed [3:0] FŪL_S1A, FUL_S1B;
wire signed [3:0] HLF_S1A, HLF_S1B;
assign HLF_S1A = (FUL_S1A > 3) ? 3 : (FUL_S1A < -4) ? -4 : FUL_S1A;
assign HLF_S1B = (FUL_S1B > 3) ? 3 : (FUL_S1B < -4) ? -4 : FUL_S1B;
assign Y_S3F = HLF_S1A + HLF_S1B;
```

Formal LINT for Implicit Signed Logic

• Formal LINT treat both operands as unsigned and flag error.

```
output [3:0] Y SCf; input [3:0] FÜL Sie, FUL Sif; wire [3:0] HLF_Sie = (FÜL Sie[3:2]==2'b01) ? 4'b0011 : (FUL_Sie[3:2]==2'b10) ? 4'b1100 : FUL_Sie[3:0] ; wire [3:0] HLF_Sif = (FUL_Sie[3:2]==2'b10) ? 4'b0101 : (FUL_Sie[3:0] : (FUL_Sie[3:2]==2'b10) ? 4'b1100 : FUL_Sie[3:0] ; assign Y_SCf[3:0] = (HLF_Sie[3], HLF_Sie[3:0]) + (HLF_Sie[3], HLF_Sie[3:0]);
```

Formal LINT is not for all of them!

• The key issue is variable's signedness information

Category	Pitfalls	Formal LINT limitation	
Implicit Signed Logic	None	 Limitation: Lack of variable signedness information. Formal LINT currently may not accurately analyze it. Work-in-progress for EDA vendors 	
Explicit Signed Logic	Many (show you later)		
Unsigned Logic	None	 No limitation Formal LINT is fully capable of its verification promising for these two types.	

Pitfall in Explicit Signed Logic

• Signed-to-unsigned conversion: Mixture of signed and unsigned in equation

```
wire [3:0] FUL U1A;
wire signed [3:0] FUL S1A FUL S1B;
wire [4:0] Y_U1B = FUL_U1A + FUL_S1A
```

Unsigned variable

Signed variable converted into unsigned during evaluation of the equation

Pitfall in Explicit Signed Logic (cont'd)

- Signed-to-unsigned conversion: Result of concatenation is treated as unsigned
- Signed-to-unsigned conversion: Part-select changes the variable into unsigned wire signed [3:0] S4b_A, S4b B; wire signed [4:0] S5b_X = S4b_A[3:0] + S4b_B[3:0];
 - They will be automatically zero-padded instead of sign-extended

• Bad Sign Casting: wire [3:0] A_U4b; wire signed [3:0]	Example: If A_U4b is "+15", \$signed(A_U4b) will be interpreted as "-1".
wire signed [5:0]	X_S6b = A_U4b + B_S4b; // Signed-to-unsigned conversion
wire signed [5:0]	Y_S6b = \$signed(A_U4b) + B_S4b; // Bad sign casting
wire signed [5:0]	
	Solution: Zero-padding before sign-casting
(Reference: Dr. Greg Tumbush	n, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005)

Bad signed constant:

Use a signed constant to keep A_S4b as signed. But "4'sd8" wire signed [3:0] A_S4b;
wire signed [5:0] Y_S6b = A_S4b + 4'sd8; will be interpreted as "-8".
wire signed [5:0] Z_S6b = A_S4b + 5'sd8; This is the right way.

Value range of 4-bit signed operand : $+7 \sim -8$ Value range of 5-bit signed operand : $+15 \sim -16$

Pitfall in Explicit Signed Logic (cont'd)

- "B+C" evaluated as 4-bit expression • Interim result overflow: wire [3:0] B = 4'b0011; wire [3:0] C = 4'b1110 → Overflow already before shift wire [3:0] Y2 = (B+C) >>> 1; // Y2 = 4'b0000 wire [3:0] Y4 = (B+C) / 2; // Y4 = 4'b1000 "(B+C)/2" evaluated as 4-bit expression. Result is correct.
- Formal LINT should be accompanied by pitfall checks.
- We evaluated EDA tools from two vendors:

Check Items		Required LINT type	Commercial Solutions
Arithmetic overflow (LHS variable is not wide enough to hold result from RHS equation)		Formal	Covered
Pitfall checks		Required LINT type	Commercial Solutions
Signed-to-	Due to mixed signed and unsigned operands in equation	Structural	Covered
unsigned	Due to part-select	Structural	Work in progress
conversion	Due to concatenation	Structural	Work in progress
Bad sign-casting		Formal	Work in progress
Bad signed constant		Structural	Work in progress
Operator precedence of arithmetic shift		n/a	n/a
(Tools won't know designer's intention)		n/a	n/a
Interim result overflow		Formal	Work in progress

REFERENCES

[1] "IEEE Standard for Verilog Hardware Description Language," in IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), vol., no., pp.1-590, 7 April 2006, doi: 10.1109/IEEESTD.2006.99495.

[2] "IEEE Standard for System Verilog--Unified Hardware Design, Specification, and Verification Language," in IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), vol., no., pp.1-1315, 22 Feb. 2018, doi: 10.1109/IEEESTD.2018.8299595

[3] Dr. Greg Tumbush, "Signed Arithmetic in Verilog 2001 – Opportunities and Hazards," in DVCON 2005

